aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/lib/rfnoc/blocks
Commit message (Expand)AuthorAgeFilesLines
* rfnoc: Fix noc_shell direction commentsWade Fife2021-12-0818-81/+86
* fpga: Add ability to get time from Radio blockmichael-west2021-11-173-2/+26
* siggen: Fix direction of rotationWade Fife2021-10-273-25/+28
* fpga: Remove stale references to UHD_FPGA_DIRWade Fife2021-09-087-14/+7
* rfnoc: duc: Remove stale references to CORDICWade Fife2021-08-081-18/+15
* fpga: lib: Add rx_front_end_gen3 testbenchWade Fife2021-04-092-0/+247
* TwinRX: Remove frontend filtermichael-west2021-04-081-59/+8
* fpga: docs: Improve documentation of rx_frontend_gen3Martin Braun2021-04-071-1/+73
* fpga: rfnoc: Enable clean switch in SwitchboardWade Fife2020-08-131-1/+1
* fpga: rfnoc: Add tests to FFT blockWade Fife2020-08-102-39/+202
* fpga: rfnoc: Add RFNoC Keep One in N blockAaron Rossetto2020-08-057-0/+1432
* fpga: rfnoc: Add RFNoC Replay blockWade Fife2020-08-048-0/+4101
* fpga: rfnoc: Add 4 KiB boundary check to sim_axi_ramWade Fife2020-08-041-0/+12
* fpga: rfnoc: Add Signal Generator RFNoC blockWade Fife2020-07-308-0/+1743
* fpga: Add Switchboard RFNoC blockJesse Zhang2020-07-307-0/+1121
* TwinRX: Fix increased noise floormichael-west2020-07-211-1/+1
* fpga: rfnoc: Fix testbenches to run under ModelSimWade Fife2020-07-206-73/+51
* fpga: rfnoc: Add RFNoC Moving Average blockWade Fife2020-07-168-0/+1587
* fpga: rfnoc: Add Log-Power blockWade Fife2020-06-296-0/+1006
* fpga: rfnoc: Add RFNoC Window blockWade Fife2020-06-298-0/+1454
* fpga: rfnoc: Fix read suppression test in rfnoc_block_axi_ram_fifo_tbWade Fife2020-06-251-8/+16
* fpga: rfnoc: Add support for 512-bit CHDR widthsAndrew Moch2020-06-185-74/+131
* fpga: rfnoc: Add RFNoC Add/Sub blockWade Fife2020-05-286-0/+1183
* rfnoc: Add Split Stream RFNoC blockWade Fife2020-05-286-0/+932
* fpga: rfnoc: Add Vector IIR RFNoC blockWade Fife2020-05-196-0/+1376
* fpga: rfnoc: Clean up ctrlport_splitter usageWade Fife2020-05-122-2/+2
* TwinRX: Remove decimation from frontendMichael West2020-05-121-36/+52
* DUC/DDC: Add variable time incrementMichael West2020-05-124-16/+23
* fpga: Change default MTU to 10Wade Fife2020-05-112-2/+2
* rfnoc: Add RFNoC fosphor blockWade Fife2020-04-146-0/+1584
* sim: Add item support to RFNoC simulationWade Fife2020-03-096-6/+6
* sim: Parameterize chdr_word_t data typeWade Fife2020-03-097-8/+28
* rfnoc: Fix FIR and AXI RAM block register documentationWade Fife2020-03-052-9/+11
* radio: Update TB to use new block ctrl connectWade Fife2020-02-191-41/+17
* rfnoc: Update blocks to use autogenerated noc_shellWade Fife2020-02-0623-1825/+2407
* Merge FPGA repository back into UHD repositoryMartin Braun2020-01-2853-0/+14730
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-02 18:41:37 +0000