| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | fpga: lib: Add clock domain comments to interfaces | Wade Fife | 2021-06-03 | 1 | -2/+3 |
| | | |||||
| * | fpga: lib: Add AXI4 (full) interface | Andrew Moch | 2021-06-03 | 4 | -0/+619 |
| Add a SystemVerilog interface for connecting AXI4 ports, and an associated header file with helper macros. | |||||
 |
index : uhd | |
| Ettus' UHD Repository |
| aboutsummaryrefslogtreecommitdiffstats |