aboutsummaryrefslogtreecommitdiffstats
path: root/firmware
Commit message (Collapse)AuthorAgeFilesLines
* Merge branch 'maint'Martin Braun2015-07-282-2/+7
|\
| * e3xx: Fix firmware to actually write fuse values.Moritz Fischer2015-07-212-2/+7
| | | | | | | | | | | | | | The fuses weren't written correctly before, as we were lacking parameters to avrdude. Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com>
* | Updated compat numbers for B2x0 and X3x0Martin Braun2015-07-141-1/+1
| | | | | | | | | | - B2x0: FW compat number (goes with previous firmware update) - X3x0: Max HW rev number
* | Merge branch 'maint'Martin Braun2015-07-1435-0/+4703
|\| | | | | | | | | | | | | | | | | | | Conflicts: fpga-src host/CMakeLists.txt host/cmake/Modules/UHDVersion.cmake host/lib/usrp/b200/b200_impl.hpp host/lib/usrp/e300/e300_fpga_defs.hpp host/lib/usrp/x300/x300_fw_common.h
| * e3xx: Added firmware for battery based devices.Moritz Fischer2015-07-1335-0/+4703
| | | | | | | | | | | | Note: This firmware does *not* support Rev B units. Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com>
* | fx3: New firmware features: Logging, more configurationBalint Seeber2015-07-143-364/+756
| | | | | | | | | | | | | | - Logging in conjunction with B200 side-channel utility (using UART or directly over USB) - More and better configurability, e.g. Tx voltage swing and DMA configuration
* | OctoClock bugfixesNicholas Corgan2015-07-0922-876/+787
| | | | | | | | | | | | * Bumped compatibility version to 3 * firmware: Ethernet, clkdist bugfixes * lib: fixed invalid rev detection
* | Merge branch 'master' into vivadoAshish Chaudhari2015-04-304-8/+125
|\ \
| * | Merge branch 'maint'Ashish Chaudhari2015-04-234-8/+125
| |\| | | | | | | | | | | | | | | | Conflicts: host/lib/usrp/b200/b200_impl.cpp host/lib/usrp/b200/b200_impl.hpp
| | * FX3: Updating FW to support NI-USRP VID and PIDsBen Hilburn2015-04-153-3/+120
| | | | | | | | | | | | | | | Conflicts: firmware/fx3/b200/b200_usb_descriptors.c
| | * FX3: Updating FX3 FW build docsBen Hilburn2015-04-151-5/+5
| | | | | | | | | | | | | | | Conflicts: firmware/fx3/README.md
* | | x300: Multiple firmware fixes for VivadoAshish Chaudhari2015-02-175-92/+109
|/ / | | | | | | | | | | | | | | - Refactored SFP+ hotplug handler - GigE link state comes from SFP+ status and PHY status - Multiple tracing enhancements - Bumped firmware compat number to 4 - Bumpled FPGA compat number to 10
* | usrp3,x300: Replaced printfs with tracesAshish Chaudhari2015-02-126-173/+170
| |
* | usrp3: Added tracing library to usrp3 firmwareAshish Chaudhari2015-02-121-0/+80
|/
* Initial commit E300 support.Martin Braun2014-10-0742-0/+8401
|
* Reorganized firmware/ subdirectory (x300->usrp3, zpu->usrp2)Martin Braun2014-10-07408-10/+177
|
* b200: Bumped FX3 firmware compat number to 7.Ashish Chaudhari2014-10-011-1/+1
|
* docs: Added a note on FX3 SDK versionMartin Braun2014-10-011-0/+1
|
* OctoClock: bugfixes/improvementsNicholas Corgan2014-08-2014-165/+193
| | | | | | | | | * Fixed Ethernet initialization problem * Improved external reference detection * Added gratuitous ARP, sent upon power-up * Tweaked host-side timing for initialization and firmware burning * Fixed logic for dealing with firmware incompatibility * Misc efficiency/reliability improvements to firmware's network code
* b200: Removed all AD9361 related firmwareAshish Chaudhari2014-08-1213-2747/+6
| | | | | | | - FX3 does not respond to AD9361 firmware transaction VREQs - FX3 does not respond to AD9361 SPI transaction VREQs - Deleted all AD9361 firmware files - Bumped FW compat to 6
* b200: AD9361 firmware bugfixesAshish Chaudhari2014-08-011-0/+19
| | | | | | | | | | - Fix for BUG #485: B200: Channels Swap Between Runs # Added code to transition state machine out of FDD while reconfiguring active chains. # bb:0b9929 Mon Jun 16 14:56:26 2014 -0700 - Fix for BUG #500: B210: RX channels are not phase aligned # Set bit to invert RX if internal LNA is bypassed # bb:0a4565 Thu Jun 5 17:10:37 2014 -0700
* b200: Moved AD9361 driver to hostAshish Chaudhari2014-08-014-11/+17
| | | | | | | - Switched to FPGA SPI engine - Moved firmware AD9361 driver to UHD - Bumped FW compat to 5, FPGA compat to 4 - Known Issue: AD9361 SPI rate is too slow
* OctoClock firmware upgrade, added host driverNicholas Corgan2014-07-2383-658/+12077
| | | | | | | | | | * OctoClock can communicate with UHD over Ethernet * Can read NMEA strings from GPSDO and send to host * Added multi_usrp_clock class for clock devices * uhd::device can now filter to return only USRP devices or clock devices * New OctoClock bootloader can accept firmware download over Ethernet * Added octoclock_burn_eeprom,octoclock_firmware_burner utilities * Added test_clock_synch example to show clock API
* Addressing comments from review.michael-west2014-07-171-9/+2
| | | | | | - Corrected types of some variables to be boost types. - Removed debugging code accidentally left in. - Changed some compiled out error messages to log messages.
* Fix for BUG #469: Bad/Empty GPS NMEA strings returned when the queries are ↵michael-west2014-07-171-4/+11
| | | | | | | | | made in a random wait iterative fashion Fix for BUG #460: X300: GPGGA sensor most often empty, while RMC is usually OK - Added checksum verification of NMEA strings - Improved handling of short or malformed strings - Fixed GPSDO data synchronization between X300 firmware and host
* x300: Changed bus_clk frequency to 166.67MHz.Ashish Chaudhari2014-04-281-5/+5
|
* b2xx: Pulling FX3 and AD9361 source code into master.Ben Hilburn2014-04-0724-0/+7291
|
* BUG #396: X3x0: Packet loss within burst while running full duplex overnightmichael-west2014-03-261-13/+9
| | | | - Disabled all packet forwarding
* BUG #396: Mid-Burst Sequence Errorsmichael-west2014-03-192-8/+10
| | | | | | | - Restored link state handling. - Enabled forwarding of packets not addressed to this device's MAC address. - Kept forwarding of broadcast packets disabled. NOTE: This is a workaround and not a permanent fix.
* BUG #371: X300: Dies and left in bad statemichael-west2014-03-033-50/+67
| | | | | | | - Disabled packet forwarding and link state cycle detection in firmware. - Fixed the link state algorithm so the updating runs the first time and the forwading update only happens when necessary. - Added check for 10GbE before calling MDIO functions.
* Putting the ICMP destination unreachable fix in X300 firmware.Ben Hilburn2014-02-141-34/+44
|
* Pushing the bulk of UHD-3.7.0 code.Ben Hilburn2014-02-146-364/+23
|
* Un-doing firmware change regarding ICMP packate handling.Ben Hilburn2014-02-041-44/+34
| | | | | | | | Reverting "x300: ICMP_DUR handler fixed. Supposedly closes #256." This reverts commit 69317629f353734d5ac21dc78be105b2f0164497. Resolved Conflicts: firmware/x300/x300/x300_main.c
* Merging USRP X300 and X310 support!!Ben Hilburn2014-02-04176-0/+63251
|
* Squashed commit uhd/cleanup.Ben Hilburn2013-11-278-806/+486
|
* octoclock: make install sets fuse values before burning hex fileNicholas Corgan2013-09-061-1/+1
|
* Merge branch 'maint'Josh Blum2013-08-231-1/+1
|\
| * usrp2: fix firmware rx clear register offsetJosh Blum2013-08-231-1/+1
| | | | | | | | | | | | | | When an ICMP dest unreachable pkt arrives, the fw needs to know how to shutoff the DSP. This offset for the reset register was broken by a previous fix for register overlap.
* | Corrected PDD1 config on gps_nmea neetbuoyboy2013-08-201-1/+1
| |
* | OctoClock supportNicholas Corgan2013-06-073-0/+970
|/
* b100: firmware updates for next branch compatabilityJosh Blum2012-07-193-29/+33
|
* usrp2: fix fw bug for spi transact (order of operations)Josh Blum2012-06-071-2/+2
|
* fifo ctrl: various tweaksJosh Blum2012-03-231-2/+5
|
* fifo ctrl: ~usrp2_fifo_ctrl acks, usrp2 DCM workaround, bootloader no blinkieJosh Blum2012-03-232-1/+6
|
* fifo ctrl: spi core work and host implementationJosh Blum2012-03-232-15/+11
|
* spi: work on fw support for simple spi coreJosh Blum2012-03-239-137/+71
|
* usrp2: host and fw implementation for fifo controlJosh Blum2012-03-231-0/+5
|
* usrp2: work on alternative stream destinationJosh Blum2012-03-236-102/+122
|
* usrp2: fw unlocks when ICMP dest unreachableJosh Blum2012-03-211-1/+4
|
* B100: enable_gpif(0) disables FIFO output clock on FX2. this prevents the ↵Nick Foster2012-03-161-2/+2
| | | | "stuffing zeroes" problem and improves transport reliability.
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-16 06:48:48 +0000