aboutsummaryrefslogtreecommitdiffstats
path: root/firmware/microblaze/usrp2p
Commit message (Collapse)AuthorAgeFilesLines
* U2P: Whoops.Nick Foster2010-10-071-1/+1
|
* U2P: Bootloader/ICAP updates. 2-stage bootloader works. Uses EEPROM for ↵Nick Foster2010-10-076-22/+153
| | | | state info.
* U2P: 32/64Mbit FLASH support, internal reference support for U2P r2Nick Foster2010-10-051-4/+5
|
* Change to get codec_impl to compile, dur.Nick Foster2010-08-251-2/+2
| | | | Changed memory map to correspond to new tx_policy code.
* Moved UDP firmware update stuff out of fw_common.h into udp_fw_update.h.Nick Foster2010-08-183-38/+6
| | | | | | | This stuff should only go back into fw_common.h if we decide to integrate firmware update into the UHD code. Right now it's a separate Python script. Also moved udp_fw_update.h to lib/ because it's the same between USRP2 and USRP2P.
* UDP firmware update support for USRP2P.Nick Foster2010-08-175-1/+167
| | | | | | | | The hooks are in there for USRP2, but without CPLD changes it won't support it. Added an app host/utils/usrp2p_fw_update.py to write to USRP2P over the wire. Lots of TODOs in that file. Caveat -- fw_common.h, bootloader_utils.h, and the .py app MUST ALL AGREE!
* Working support for multiple UARTs.Nick Foster2010-08-121-4/+2
| | | | | | | Default behavior (printf, gets, etc.) routes to DEFAULT_UART, set in hal_uart.h. Use fputstr() to print to other UARTs. Bring fgets() from hal_io.c out in hal_io.h if you want to read data from other UARTs. Still blocking. No interrupt-driven stuff yet.
* Branch to make use of quad UART on USRP2P.Nick Foster2010-08-111-1/+4
|
* Clock bugs, LED order.Nick Foster2010-07-292-8/+12
| | | | | | | | | | Figured out cold-start problem with Matt's help -- the DCM wasn't being reset. This also explains why USRP2 didn't like it when clocks_mimo_config was omitted -- it was sneakily resetting the DCM while enabling/disabling ref outputs. Also re-did USRP2P LED order and genericized the LED settings so LED_D is LED_D for both USRP2 and USRP2P.
* Stripped out all the clock functionality except for init'ing the FPGA. Clock ↵Nick Foster2010-07-282-260/+0
| | | | smarts have been host-side for a while, so this is redundant code.
* Ethernet blinky light changes. Link LED works. D201 (next to PHY) blinks on ↵Nick Foster2010-07-281-1/+8
| | | | TX. Yellow LED on connector blinks on TX/RX.
* Ethernet mods for activity LED.Nick Foster2010-07-272-2/+31
|
* Ethernet PHY re-do.Nick Foster2010-07-273-1/+600
|
* New branch with firmware dir from USRP2P branch.Nick Foster2010-07-2622-0/+2682