| Commit message (Collapse) | Author | Age | Files | Lines |
... | |
| | |
| | |
| | |
| | |
| | | |
* Updated manual URL on OctoClock documentation after manual overhaul
* Improved "Coding to the API" page
|
| |\|
| | |
| | |
| | |
| | | |
Conflicts:
host/utils/usrp_burn_mb_eeprom.cpp
|
| | |
| | |
| | |
| | | |
* Utility was unnecessarily wearing out EEPROMs by calling separate writes for each key
|
| | |\
| | | |
| | | |
| | | |
| | | | |
Conflicts:
host/lib/usrp/b200/b200_impl.cpp
|
| | | | |
|
| | | |\ |
|
| | | | | |
|
| | | | |
| | | | |
| | | | |
| | | | | |
- Added polling for PPS time change after setting time from GPSDO.
|
| | | | |
| | | | |
| | | | |
| | | | | |
* Manually applied 1f848914a09795a37156968cc7a5dd11fcb869d3 to master due to merge conflict
|
| | | | |
| | | | |
| | | | |
| | | | |
| | | | | |
- Added b200_local_spi core that adjusts the divider when talking to the two chips
- AD9361 rate is 1MHz and ADF4001 rate is 10kHz
|
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | | |
- Fix for BUG #485: B200: Channels Swap Between Runs
# Added code to transition state machine out of FDD while reconfiguring active chains.
# bb:0b9929 Mon Jun 16 14:56:26 2014 -0700
- Fix for BUG #500: B210: RX channels are not phase aligned
# Set bit to invert RX if internal LNA is bypassed
# bb:0a4565 Thu Jun 5 17:10:37 2014 -0700
|
|/ / / /
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
- Switched to FPGA SPI engine
- Moved firmware AD9361 driver to UHD
- Bumped FW compat to 5, FPGA compat to 4
- Known Issue: AD9361 SPI rate is too slow
|
| | | |
| | | |
| | | |
| | | | |
* URL from commit a2f47725f5e6a182c3b30b10c2ce08778fd98123 is invalid
|
|\ \ \ \
| | |_|/
| |/| |
| | | |
| | | | |
Conflicts:
host/CMakeLists.txt
|
| | | |
| | | |
| | | |
| | | | |
* MD5sum from commit 6ca920485a30034cc4673d382fd37ff7a719c3e4 is invalid
|
| | | | |
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
* OctoClock can communicate with UHD over Ethernet
* Can read NMEA strings from GPSDO and send to host
* Added multi_usrp_clock class for clock devices
* uhd::device can now filter to return only USRP devices or clock devices
* New OctoClock bootloader can accept firmware download over Ethernet
* Added octoclock_burn_eeprom,octoclock_firmware_burner utilities
* Added test_clock_synch example to show clock API
|
|\| | | |
|
| | | | |
|
|\| | | |
|
| | | | |
|
|\| | | |
|
| | | | |
|
|\| | | |
|
| | | |
| | | |
| | | |
| | | | |
during initialization. Sometimes it takes longer and that is OK.
|
| | | |
| | | |
| | | |
| | | | |
- Fixed scalar for RX DSP core
|
| | | | |
|
|\| | | |
|
| | |/
| |/| |
|
|\| | |
|
| |\ \
| | | |
| | | |
| | | | |
Fixing empty GPS NMEA strings on X300
|
| | | | |
|
| | | |
| | | |
| | | |
| | | | |
- Added mutex for write_uart()
|
| | | |
| | | |
| | | |
| | | | |
work properly.
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
- Corrected types of some variables to be boost types.
- Removed debugging code accidentally left in.
- Changed some compiled out error messages to log messages.
|
| |/ /
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | | |
made in a random wait iterative fashion
Fix for BUG #460: X300: GPGGA sensor most often empty, while RMC is usually OK
- Added checksum verification of NMEA strings
- Improved handling of short or malformed strings
- Fixed GPSDO data synchronization between X300 firmware and host
|
| |\ \
| | | |
| | | |
| | | | |
Fixing B200 clock rate float compare.
|
| | | |
| | | |
| | | |
| | | | |
- Addressed feedback from review.
|
| | | |
| | | |
| | | |
| | | | |
- Corrected clock rate checks for B2x0
|
| | |/
| | |
| | |
| | | |
- Corrected clock rate checks for B2x0
|
|\ \ \ |
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
This will run the tool without the output (unless --tree is provided).
Using --init-only, uhd_usrp_probe can be used to simply test a device
in more detail than doing a uhd_find_device, but the output of the
device initalization is not scrolled by because of the device info
output.
|
|\ \ \ \
| |/ / /
|/| / /
| |/ / |
|
| |\ \ |
|
| | |\ \ |
|
| | | |/
| | |/| |
|
| |\ \ \
| | | | |
| | | | |
| | | | | |
B200 now creates internal PPS. Depends on FPGA change.
|
| | | | |
| | | | |
| | | | |
| | | | | |
- Added support for internal PPS selection (set as default)
|
| |\ \ \ \
| | |_|_|/
| |/| | |
| | | | | |
Fixing issue with 50 MSps resulting in two tones for N200.
|
| |/ / /
| | | |
| | | |
| | | | |
- Adjusted check to enable first half-band filter only if the rate is decimated enough between the CIC and other half-band filter
|