aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
| | * | | | | Bringing all coregen files checked in into syncIan Buckley2010-08-1210-137/+60
| | | | | | |
| | * | | | | Merge branch 'ise12_efifo_work' of git@ettus.sourcerepo.com:ettus/fpgapriv ↵Ian Buckley2010-08-1218-41/+587
| | |\ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | into ise12_efifo_work Conflicts: usrp2/coregen/fifo_xlnx_512x36_2clk_18to36.ngc usrp2/coregen/fifo_xlnx_512x36_2clk_18to36.v usrp2/coregen/fifo_xlnx_512x36_2clk_18to36.xco usrp2/coregen/fifo_xlnx_512x36_2clk_36to18.ngc Resolving conflicts by regenerating files clenly in ISE12.1 coregen
| | | * | | | | checkin of generated coregen filesMatt Ettus2010-08-1118-8/+556
| | | | | | | |
| | * | | | | | Found bug due to not accounting for the correct number of possible in flight ↵Ian Buckley2010-08-127-49/+113
| | |/ / / / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | READ operations that can be in the extfifo pipeline. Regenerated fifo_xlnx_512x36_2clk_18to36 to include prog_full output triggered at 1017 so that there are 6 empty spaces to accept in flight read data upon completion. Had to generate the FIFO using Coregen from ISE12.1 due to 10.1 verion not working correctly in FPGA Still have to tackle making this simulate in Icarus
| | * | | | | External FIFO tested in simulation and on USRP2 from decimation 64->8 with ↵Ian Buckley2010-07-3119-238/+7327
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | current head UHD code. Apparently operation is "flawless" but more regression and corner case regression could and should be done. Tristate drivers have been added at the top level of the hierarchy for the SRAM databus as is considered good practice for both Xilinx and ASIC design flows and so both top level and core fils have been touched.
| | * | | | | Checkpoint checkin.Ian Buckley2010-07-2913-0/+1507
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Loopback is running via the external ZBT SRAM...HOWEVER, its not running well, its stable but the data is corrupted sometimes. Not clear if its a logic or AC timing/SI issue yet.
| | * | | | | get it to buildMatt Ettus2010-07-145-5/+309
| | | | | | |
| | * | | | | moved forward from the old branchMatt Ettus2010-07-148-4/+876
| | | | | | |
| * | | | | | uhd: removed 1 sample buffers in test async messagesJosh Blum2010-10-142-8/+13
| | | | | | | | | | | | | | | | | | | | | | | | | | | | made a hack in the vrt handler to bump 0 sample requests up to 1 sample (until the hardware supports it)
| * | | | | | usrp2: move udp port initialization into mboard impl so its done before ↵Josh Blum2010-10-144-15/+16
| | | | | | | | | | | | | | | | | | | | | | | | | | | | async registers are setup
| * | | | | | usrp2: handle destination port unreachable icmp in fw (kills streaming and ↵Josh Blum2010-10-132-1/+13
| | | | | | | | | | | | | | | | | | | | | | | | | | | | update packets)
| * | | | | | udp: fix to use concurrency hint, default hint is zero when no async enabledJosh Blum2010-10-132-11/+21
| | | | | | |
| * | | | | | usrp2: added docs on flow control ricer args and using usrp2 with a switchJosh Blum2010-10-136-25/+46
| | | | | | | | | | | | | | | | | | | | | | | | | | | | implemented flow control param hints in the mboard impl
| * | | | | | usrp: test async messages app randomly runs testsJosh Blum2010-10-131-17/+67
| | | | | | |
| * | | | | | usrp2: increment tx sequence after commitJosh Blum2010-10-132-1/+3
| | | | | | |
| * | | | | | usrp2: register overflow, underflow, and pps level for picJosh Blum2010-10-122-2/+3
| | | | | | | | | | | | | | | | | | | | | | | | | | | | also fix minor build issue w/ LDADD
| * | | | | | uhd: test eob ack message, usrp2: remove rx drain on init with the promise ↵Josh Blum2010-10-123-19/+20
| | | | | | | | | | | | | | | | | | | | | | | | | | | | of a reset register
| * | | | | | usrp2: enable the cycles per ack, and drain recv without the timeout (fixes ↵Josh Blum2010-10-112-3/+4
| | | | | | | | | | | | | | | | | | | | | | | | | | | | previous conflict)
| * | | | | | usrp2: use select rather than manually polling the simple udp socketJosh Blum2010-10-114-31/+26
| | | | | | |
| * | | | | | usrp2: use 32-bit flow control sequence numbersJosh Blum2010-10-113-20/+15
| | | | | | |
| * | | | | | usrp2: implemented flow control monitorJosh Blum2010-10-116-22/+110
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | set registers in mboard impl to enable asyn fc packets modified microblaze code to handle dummy data packet offset
| * | | | | | usrp2: add fc control registers, use small timeout for control packets againJosh Blum2010-10-112-11/+6
| | | | | | |
| * | | | | | usrp2: implement fc seq number on tx header packingJosh Blum2010-10-113-25/+41
| | | | | | |
* | | | | | | uhd: fix docs on boost version, also add additional version string for 1.44Josh Blum2010-10-142-2/+2
| | | | | | |
* | | | | | | Added documentation of daughterboard filter bandwidthsJason Abele2010-10-121-3/+15
| | | | | | |
* | | | | | | Enhance XCVR2450 to clip for high/low band tuning and add bandwidth propertyJason Abele2010-10-122-9/+149
| | | | | | |
* | | | | | | Merge branch 'set_bandwidth'Josh Blum2010-10-116-0/+18
|\ \ \ \ \ \ \
| * | | | | | | UHD: reordered MIMO set_rx_bandwidth arg orderNick Foster2010-10-112-2/+2
| | | | | | | |
| * | | | | | | UHD: Brought out set_rx_bandwidth for dboards with programmable rx filters.Nick Foster2010-10-116-0/+18
| |/ / / / / /
* | | | | | | Merge branch 'dbsrx_clock_div'Josh Blum2010-10-111-10/+12
|\ \ \ \ \ \ \ | |/ / / / / / |/| | | | | |
| * | | | | | DBSRX: Fixed some ASSERT statements.Nick Foster2010-10-111-8/+8
| | | | | | |
| * | | | | | Fixed Assertions to better document tuning failuresJason Abele2010-10-081-6/+8
| | | | | | |
* | | | | | | uhd: fix async msg test to reflect new timeout apiJosh Blum2010-10-081-5/+3
| | | | | | |
* | | | | | | TVRX documentation and a bugfix in the cal table. Named the antenna "RX".Nick Foster2010-10-082-3/+12
|/ / / / / /
* | | | | | usrp: comments for set subdev spec in single usrpJosh Blum2010-10-081-0/+10
| | | | | |
* | | | | | uhd: better warning message for failing to set rt priorityJosh Blum2010-10-081-1/+8
| | | | | |
* | | | | | usrp: added calls to get subdev and mboard canonical namesJosh Blum2010-10-082-6/+28
| | | | | |
* | | | | | tvrx: added enabled prop to set and getJosh Blum2010-10-081-0/+8
| | | | | |
* | | | | | Merge branch 'subdev_enable' into nextJosh Blum2010-10-0811-2/+115
|\ \ \ \ \ \
| * | | | | | usrp: added subdev enabled propertyJosh Blum2010-09-3011-2/+115
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | the dboard manager will disable all subdevs at startup and shutdown setting the subdev spec will enable only the subdevs in use all dboards are currently implemented as always enabled nothing tested
* | | | | | | udp: add docs note about the udp transportJosh Blum2010-10-081-0/+3
| | | | | | |
* | | | | | | udp: worked blocking send back into udp transport, enable async with #defineJosh Blum2010-10-083-62/+99
| | | | | | | | | | | | | | | | | | | | | | | | | | | | tweaked some code in bounded buffer
* | | | | | | udp: fix msvc errors for udp transportJosh Blum2010-10-071-2/+2
| | | | | | |
* | | | | | | udp: implementation for blocking recv w/ timeout, switch async ↵Josh Blum2010-10-071-39/+101
| | | | | | | | | | | | | | | | | | | | | | | | | | | | implementation w/ #define
* | | | | | | tvrx: converted floats to doubles to avoid msvc warningsJosh Blum2010-10-071-55/+55
| | | | | | |
* | | | | | | uhd: tweaked docs/notes on transportsJosh Blum2010-10-071-2/+5
| | | | | | |
* | | | | | | usrp1: ensure that the current buffer was committed before getting a new oneJosh Blum2010-10-071-1/+5
| | | | | | |
* | | | | | | usrp2: moved samples per packet calculation into io_implJosh Blum2010-10-072-20/+22
| | | | | | |
* | | | | | | usrp1: use the transport frame sizes to calculate the max sppJosh Blum2010-10-062-80/+99
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The max send spp is the frame size minus the alignment padding. This allows us to copy a remainder into a new buffer and always commit multiples of the alignment size (512 bytes). Reworked the managed send buffer implementation to handle the above. Uses only managed memory, and only mem-copied under the alignment.
* | | | | | | udp: fixed boost format syntax for warning messageJosh Blum2010-10-061-3/+3
| | | | | | |
generated by cgit v1.2.3 (git 2.39.1) at 2025-02-21 01:59:09 +0000