aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| | * | | | | | | | | | | | | | | usrp-e100: add header path for the utils directory as wellJosh Blum2010-11-091-0/+3
| | * | | | | | | | | | | | | | | usrp-e100: moved kernel header to lib dir, remove the header check, default e...Josh Blum2010-11-093-8/+4
| | * | | | | | | | | | | | | | | usrp-e100: renamed files and classes in usrp-e100 to e100 nameJosh Blum2010-11-0918-218/+218
| | * | | | | | | | | | | | | | | usrp_e: renamed directory to usrp_e100 to reflect product nameJosh Blum2010-11-0920-65/+65
| | * | | | | | | | | | | | | | | usrp-e: check the return code on system call, also removes warningsJosh Blum2010-11-091-2/+3
| | * | | | | | | | | | | | | | | Merge branch 'master' into usrp_e_nextJosh Blum2010-11-09170-4570/+2061
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | | | | | | usrp_e: use the transport to calculate the max spp (with a fix to init the xp...Josh Blum2010-11-092-11/+3
| | * | | | | | | | | | | | | | | | usrp_e : Unload the module before loading the FPGA. Reload after the fpga is ...Philip Balister2010-11-092-2/+10
| | * | | | | | | | | | | | | | | | usrp_e : Fix register definitions for COMPAT and others.Philip Balister2010-11-041-1/+3
| | * | | | | | | | | | | | | | | | usrp_e: Comment out fpga loading until we unload module during load.Philip Balister2010-11-041-1/+2
| | * | | | | | | | | | | | | | | | Merge remote branch 'origin/usrp_e_next' into usrp_e_nextPhilip Balister2010-11-04194-2958/+9736
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | | * \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Merge branch 'next' into usrp_e_nextJosh Blum2010-10-279-146/+120
| | | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | | * | | | | | | | | | | | | | | | | usrp-e: use clock control to get clock rate, removed temporary constantJosh Blum2010-10-275-27/+18
| | | * | | | | | | | | | | | | | | | | usrp-e: implemented fpga loading and compat checkingJosh Blum2010-10-276-27/+94
| | | * | | | | | | | | | | | | | | | | usrp_e: added support for building fpga image into images MakefileJosh Blum2010-10-271-0/+16
| | | * | | | | | | | | | | | | | | | | Merge branch 'ue1_rev2' into usrp_e_nextJosh Blum2010-10-2764-215/+3325
| | | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | | | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ | | | | |/| | | | | | | | | | | | | | |
| | | | * | | | | | | | | | | | | | | | allow for CS to rise before, at the same time, or after OEMatt Ettus2010-09-241-7/+6
| | | | * | | | | | | | | | | | | | | | better debug pinsMatt Ettus2010-09-232-7/+11
| | | | * | | | | | | | | | | | | | | | watch the ethernet chip select on our debug busMatt Ettus2010-09-233-6/+8
| | | | * | | | | | | | | | | | | | | | fix timing issue on DAC outputs with rev 2. This puts the whole system on a ...Matt Ettus2010-09-212-50/+25
| | | | * | | | | | | | | | | | | | | | send all gpmc signals to mictorMatt Ettus2010-09-164-0/+201
| | | | * | | | | | | | | | | | | | | | updated pins to match rev2, removed dip switch, etc. seems to compile ok.Matt Ettus2010-09-093-137/+130
| | | | * | | | | | | | | | | | | | | | pins are different on rev2Matt Ettus2010-09-091-264/+4
| | | | * | | | | | | | | | | | | | | | fixed makefile to compile with our new systemMatt Ettus2010-09-071-44/+36
| | | | * | | | | | | | | | | | | | | | add register to tell host about compatibility level and which image we are usingMatt Ettus2010-08-301-5/+14
| | | | * | | | | | | | | | | | | | | | move declaration to make loopback compileMatt Ettus2010-08-271-1/+2
| | | | * | | | | | | | | | | | | | | | Merge branch 'tx_policy' into u1eMatt Ettus2010-08-253-29/+23
| | | | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | | | | |_|_|_|_|_|_|_|_|_|_|_|_|_|/ | | | | | |/| | | | | | | | | | | | | |
| | | | * | | | | | | | | | | | | | | | Merge branch 'u1e_merge' into u1eMatt Ettus2010-08-2512-5605/+340
| | | | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | | | | * | | | | | | | | | | | | | | | no need for protocol headers since we're not doing ethernetMatt Ettus2010-08-241-1/+1
| | | | | * | | | | | | | | | | | | | | | match the signal names in this designMatt Ettus2010-08-231-3/+3
| | | | | * | | | | | | | | | | | | | | | debug pins cleanupMatt Ettus2010-08-231-3/+3
| | | | | * | | | | | | | | | | | | | | | properly integrate the new tx chainMatt Ettus2010-08-191-31/+27
| | | | | * | | | | | | | | | | | | | | | catch up with tx_policyMatt Ettus2010-08-1911-5572/+311
| | | | |/ / / / / / / / / / / / / / / /
| | | | * | | | | | | | | | | | | | | | attach run_tx and run_rx to ledsMatt Ettus2010-08-171-1/+1
| | | | * | | | | | | | | | | | | | | | connect atrMatt Ettus2010-08-171-1/+1
| | | | * | | | | | | | | | | | | | | | delay the q channel to make the channels line up on the AD9862Matt Ettus2010-08-171-1/+6
| | | | * | | | | | | | | | | | | | | | this is necessary for some reasonMatt Ettus2010-08-131-1/+2
| | | | * | | | | | | | | | | | | | | | connect the setting reg to the real clock and resetMatt Ettus2010-08-111-1/+1
| | | | * | | | | | | | | | | | | | | | enlarge loopback fifoMatt Ettus2010-08-101-4/+1
| | | | * | | | | | | | | | | | | | | | Merge branch 'ise12' into u1eMatt Ettus2010-07-199-45/+163
| | | | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | | | | |_|_|_|_|_|_|_|_|_|_|_|_|_|/ | | | | | |/| | | | | | | | | | | | | |
| | | | * | | | | | | | | | | | | | | | make loopback compileMatt Ettus2010-07-141-0/+3
| | | | * | | | | | | | | | | | | | | | Merge branch 'reload' into u1eMatt Ettus2010-07-092-5/+10
| | | | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | | | * | | | | | | | | | | | | | | | | point to new location for fifosMatt Ettus2010-07-091-1/+1
| | | | * | | | | | | | | | | | | | | | | Merge branch 'reload' into u1eMatt Ettus2010-07-081-11/+32
| | | | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | | | * \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Merge branch 'reload' into u1eMatt Ettus2010-07-071-5/+16
| | | | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
| | | | * \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Merge branch 'master' into u1eMatt Ettus2010-07-061-4/+5
| | | | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | | | | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ / / | | | | | |/| | | | | | | | | | | | | | | | |
| | | | * | | | | | | | | | | | | | | | | | | Merge branch 'master' into u1eMatt Ettus2010-06-181-1/+2
| | | | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | | | | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ / / | | | | | |/| | | | | | | | | | | | | | | | |
| | | | * | | | | | | | | | | | | | | | | | | added ability to clear out fifos of tx and rx.Matt Ettus2010-06-173-28/+37
| | | | * | | | | | | | | | | | | | | | | | | Merge branch 'master' into u1e_newbuildMatt Ettus2010-06-1442-715/+672
| | | | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | | | | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ / / | | | | | |/| | | | | | | | | | | | | | | | |
| | | | * | | | | | | | | | | | | | | | | | | debug pinsMatt Ettus2010-06-101-3/+6
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-30 23:39:16 +0000