aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
* uhd: Added direction typeMartin Braun2015-01-202-1/+36
|
* e300: Changed (max) serial number from 6 to 8.Moritz Fischer2015-01-202-4/+19
| | | | | | | | | | This works without hickup because we store the serial as a \0 terminated string. Note: We now also write the data version fields, as they might come in handy one day. Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com>
* uhd: Added endianness typeMartin Braun2015-01-192-0/+33
|
* B200: Bug #656. Added FIR coeffs for filters with Fs/4 stop band.Ian Buckley2015-01-194-17/+69
| | | | AD9361 driver can now select coeffs for different interpolation ratios.
* docs: Added page on static buildsMartin Braun2015-01-191-0/+40
|
* cmake: Added ENABLE_STATIC_LIBS optionMartin Braun2015-01-194-6/+95
| | | | | | | - Allows building static libraries - For users calling find_package(UHD), provides extra options for building apps statically linking UHD. - Updated the init_usrp example to link UHD statically.
* UHD: Fixes for dboard calibration utilities.michael-west2015-01-164-249/+483
|
* e300: Removed duplicate FPGA loading functionMoritz Fischer2015-01-152-31/+0
| | | | Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com>
* cmake: Check for devel version before writing version macroMartin Braun2015-01-151-1/+5
|
* docs: Amended docs for conversion routinesMartin Braun2015-01-146-4/+118
|
* b200: Added lo_locked sensorMartin Braun2015-01-143-1/+12
|
* convert: Removed default-all-lines 12-bit packerMartin Braun2015-01-141-21/+6
|
* convert: Limit sc12 converter buffer overwriteTom Tsou2015-01-141-12/+74
| | | | | | | | | | | | | | | | | | | | | This patch addresses issue #648 "B200: TX with SC12 format and MIMO". The observed MIMO header corruption was caused by overwriting the end of the packed 12-bit sample output buffer. The overwrite was due to the converter call always writing out 4 complex samples even if less than 4 samples were available. The extra samples would corrupt data with zero padding. Avoid the overwrite condition by only writing the minimum number of 32-bit lines necessary rather than the entire 12 byte struct. Samples 32-bit lines 1 1 2 2 3 3 4 3 Signed-off-by: Tom Tsou <tom@tsou.cc>
* docs: Specified min compiler versionsMartin Braun2015-01-131-4/+6
|
* cmake: Added a version macro for compile-time version checksMartin Braun2015-01-132-1/+13
|
* cmake: Added config.h back to the gameMartin Braun2015-01-134-1/+65
|
* e300: rssi sensor network supportJulian Arnold2015-01-124-2/+22
|
* b200: rssi sensorJulian Arnold2015-01-121-1/+3
|
* ad9361: rssi readoutJulian Arnold2015-01-124-2/+40
|
* examples: Fixed init_usrp for building with MSVCMartin Braun2015-01-121-0/+9
|
* x300: Fix for BUG #655: X300: Device Time Not Getting Set from GPSDOmichael-west2015-01-121-8/+6
| | | | - Moved setting of tick rate before setting of PPS time
* uhd: Fix for BUG #650: multi_usrp::get_usrp_tx/rx_info returning incorrect ↵michael-west2015-01-121-6/+6
| | | | dboard info for second mboard
* convert: Fix sc12 unpack shiftingTom Tsou2015-01-121-8/+8
| | | | | | | | | | | | Resolve issue #666 "B200: Rx signal distortion when using SC12". During 12-bit unpacking, OTW samples are shifted into the high order bits of the 16-bit intermediate values. The remaining 4-bits are not zeroed and contain bits from adjacent samples. Consequently, signal distortion becomes noticable with spurs and other random signal garbage when operating at low signal levels. Signed-off-by: Tom Tsou <tom@tsou.cc>
* images: Updated image creation scripts to include .tar.gz and .tar.xzMartin Braun2015-01-092-3/+27
|
* examples: Fixed multi-channel gain and freq setup for txrx_loopback_to_fileMartin Braun2015-01-081-33/+43
|
* e100: fixed typo in fpga_downloaderNicholas Corgan2015-01-071-2/+2
|
* docs: Major revisions and additionsMartin Braun2015-01-079-52/+306
|
* 3.8.1 ReleaseMartin Braun2014-12-165-4/+15
| | | | | - Updated fpga-src submodule - Updated version strings and images package
* e300,x300: Bumped FPGA compat numberAshish Chaudhari2014-12-162-2/+2
| | | | | - X300: FPGA compat 9 - E300: FPGA compat 5
* e300,x300: Moved LED register space as not to overlap w/ GPIOsAshish Chaudhari2014-12-162-2/+2
|
* nirio: Address linking issues on OSXMartin Braun2014-12-151-3/+4
|
* host/examples: rm'ed refs to d'boards, IF freq.Marcus Müller2014-12-126-28/+28
| | | | | To reflect a reality where some USRPs don't have daughterboards, and set_xx_bandwidth doesn't necessarily set an /IF/ bandwidth.
* b200: Fix for PLL setting not being applied intermittentlyAshish Chaudhari2014-12-102-2/+2
| | | | - Made the methods in adf4001_ctrl virtual
* b200: select valid 10 MHz ref (update GPIO) *before* updating ADF4001 ↵Balint Seeber2014-12-081-3/+4
| | | | external ref selection
* x300: Fixed FC window issue (was off by one)Martin Braun2014-12-021-1/+10
|
* docs: Added link to the build wiki pageMartin Braun2014-11-291-0/+3
|
* ks: different colours for OULSD status letters, timestamp 'Stopping' messageBalint Seeber2014-11-261-2/+8
|
* utils: Backported latency bugfix from masterMartin Braun2014-11-261-1/+1
|
* tools: Backported kitchen_sink from masterMartin Braun2014-11-261-30/+183
|
* docs: updating e310 front/rear panel images with latest drawingsBen Hilburn2014-11-212-0/+0
|
* b200: serialized access to get_rx/tx_streamJulian Arnold2014-11-212-0/+6
|
* x300: Clarified FPGA compat error messageMartin Braun2014-11-211-5/+10
|
* e300: docs: Remove mention of E300 to not confuse people.Moritz Fischer2014-11-191-17/+13
| | | | Signed-off-by: Moritz Fischer <moritz@ettus.com>
* examples: Fixed multi-channel opsMartin Braun2014-11-121-7/+52
|
* x300: Cleaned up DAC ctrl and clock init logicAshish Chaudhari2014-11-066-201/+318
| | | | | | | | | | | - DAC: Squashed configuration into 2 main operations: reset and reset_and_resync - DAC: Put in sleep mode during configuration - DAC: Synchronize only if streaming to more than one DAC - DAC: Use falling edge sync mode - DAC: Fixed power up/down settings - DAC: Frontend sync failure is fatal - Clocks: Refactored clock source change logic - Clocks: Cleaned up init and lock-check sequence
* x300: Fixed typo in io_implMartin Braun2014-11-041-1/+1
|
* latency: fixed bugs in test running and grapherBalint Seeber2014-11-042-7/+17
|
* cmake: Fixed duplicate installation of cmake filesMartin Braun2014-10-312-22/+25
|
* UHD Tune: Clipping RF LO freq to FE's range in MANUAL tune.Ben Hilburn2014-10-291-1/+3
|
* cmake: Less strict cpack ignores to work on build machinesMartin Braun2014-10-281-1/+1
|
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-30 23:42:10 +0000