aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* move declarations to before useMatt Ettus2011-02-161-8/+8
|
* hook up under/overruns for debug purposesMatt Ettus2011-02-162-8/+12
|
* e100: integrate loopback and timed testing into main imageMatt Ettus2011-02-165-81/+112
|
* Fix endianess for packet length and sequence number for e100 timed image.Philip Balister2011-02-161-8/+8
|
* put these files in the right place. newfifo is long gone.Matt Ettus2011-02-169-5/+5
|
* separate clear for tx and rx, and add a global reset from the hostMatt Ettus2011-02-021-10/+19
|
* usrp-e100: added missing newfifo files to list, added missing signals for timedJosh Blum2011-01-262-1/+7
|
* usrp-e100: added 32bit test read/write register, fixes to get buildingJosh Blum2011-01-251-7/+17
|
* reorganized u1e register space to make room for 64 settingregsMatt Ettus2011-01-251-12/+15
|
* believed to fix fifo swizzling with partially empty linesMatt Ettus2011-01-213-25/+114
|
* usrp-e100: added readback mux 32 as slave 7 for time readbackJosh Blum2011-01-143-4/+90
| | | | | created new component wb_readback_mux_16LE.v for 16 wide bus connected vita time pps to vita time controller and readbacks
* xbar and valve: fix switching delayed by active signalJosh Blum2011-01-112-9/+12
|
* usrp-n210: added power-on-reset controller, reset all wb perifsJosh Blum2011-01-101-10/+13
|
* usrp-n210: uploaded most recent bootloader rmiJosh Blum2011-01-101-167/+204
|
* usrp-n210: use cpu rst on the wb+icap, uploaded latest bootloader rmiJosh Blum2011-01-092-169/+172
|
* packet_router: tweak mode SR (its only 1 bit)Josh Blum2011-01-071-3/+2
|
* Merge branch 'cordic_policy' into nextJosh Blum2011-01-045-49/+83
|\ | | | | | | | | | | Conflicts: usrp2/top/u2_rev3/u2_core.v usrp2/top/u2plus/u2plus_core.v
| * hook up sampled pps in u2plus, remove unused priority encoder, minor cleanupsMatt Ettus2010-12-302-26/+18
| |
| * processor can read back vita_time at last ppsMatt Ettus2010-12-302-11/+11
| |
| * run should actually turn on now any time in the IBS_RUN stateMatt Ettus2010-12-291-11/+8
| |
| * gyrations to get it to meet timingMatt Ettus2010-12-291-13/+23
| |
| * should keep cordic spinning and the rest of the tx going throughMatt Ettus2010-12-281-4/+33
| | | | | | | | underruns. There is a timeout so it won't go forever.
* | usrp-n210: checked in updated bootloader (from next with fixes)Josh Blum2010-12-311-36/+36
| |
* | usrp2: removed unused changed signal for mode selectionJosh Blum2010-12-291-2/+1
| |
* | packet_router: replace buffers interfaced in packet router with buffer_int2Josh Blum2010-12-283-163/+25
| |
* | now uses 2 rams, one for read, one for writeMatt Ettus2010-12-281-89/+97
| |
* | reformattingMatt Ettus2010-12-281-5/+1
| |
* | first cut at new buffer interface for CPU. Like old buffer_int plusMatt Ettus2010-12-281-0/+169
| | | | | | | | a single buffer.
* | unused lineMatt Ettus2010-12-281-1/+0
| |
* | packet_router: use the mode register to reset hs control and cpu smsJosh Blum2010-12-271-22/+13
| |
* | Merge branch 'udp_ports' into nextJosh Blum2010-12-226-37/+66
|\ \
| * | udp_ports: fixed address comparison B+14 is comparisonJosh Blum2010-12-211-1/+1
| | |
| * | don't overwrite checksum valuesMatt Ettus2010-12-211-7/+8
| | |
| * | udp_ports: set the source port and destination port from tableJosh Blum2010-12-171-12/+16
| | |
| * | generate port number headers in the dsp error unitsMatt Ettus2010-12-154-8/+12
| | |
| * | now supports up to 4 different udp portsMatt Ettus2010-12-152-23/+43
| |/
* | usrp-n210: add missing wires, incr compat, use boot ram as stack spaceJosh Blum2010-12-221-16/+14
| |
* | usrp-n210: delay reset for boot loader stack pointer to init, copied bl.rmi ↵Josh Blum2010-12-182-187/+173
| | | | | | | | without debug
* | usrp-n210: almost working w/ packet router + zpuJosh Blum2010-12-179-301/+313
| | | | | | | | | | | | | | added stack start signal to zpu removed wb perifs in n210 out of 0-16k added reset controller for main app rewire cpu addr line after booted use 0-16k
* | usrp-n210: integrate zpu and packet router, builds but untestedJosh Blum2010-12-141-72/+77
| |
* | Merge branch 'zpu' into nextJosh Blum2010-12-1411-22/+1567
|\ \
| * | zpu: working, modified top level sizes, disable interruptJosh Blum2010-12-142-8/+5
| | |
| * | Merge branch 'packet_router' into zpuJosh Blum2010-12-1215-303/+383
| |\ \ | | | | | | | | | | | | | | | | Conflicts: usrp2/top/u2_rev3/u2_core.v
| * | | zpu: moved top level file in hopes for easy mergeJosh Blum2010-12-122-1014/+229
| | | |
| * | | zpu: set all the address widths to 16, grumbleJosh Blum2010-12-084-5/+5
| | | |
| * | | zpu: moved stack pointer and made connection for statusJosh Blum2010-12-062-2/+3
| | | |
| * | | zpu: brought status signal out to top levelJosh Blum2010-12-061-1/+3
| | | |
| * | | zpu: shrank the ram size and address bus to 16kJosh Blum2010-12-061-5/+5
| | | |
| * | | zpu: added a zpu + wishbone opencore and integrated into top levelJosh Blum2010-12-0610-10/+1554
| | | |
* | | | packet_router: all non ip/udp should also go to bothJosh Blum2010-12-131-7/+5
| |/ / |/| |
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-15 23:51:14 +0000