Commit message (Collapse) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | | uhd: make atlbase options for msvc build | Josh Blum | 2012-03-14 | 2 | -4/+16 | |
| | | ||||||
* | | uhd: rev iq correction numbers format | Josh Blum | 2012-03-14 | 6 | -52/+15 | |
| | | ||||||
* | | Add a toolchain file to build cross using e100 toolchain. | Philip Balister | 2012-03-13 | 1 | -0/+20 | |
| | | | | | | | | | | | | | | | | | | | | | | This appears to build uhd cross using my toolchain. Run cmake with: cmake -DCMAKE_TOOLCHAIN_FILE=../cmake/Toolchains/arm_cortex_a8_cross.cmake \ -DENABLE_E100=ON -DENABLE_USRP_E_UTILS=TRUE ../ It does not detect orc properly. Signed-off-by: Philip Balister <philip@opensdr.com> | |||||
* | | For Windows installers, CMake checks the size of void* to differentiate ↵ | Nicholas Corgan | 2012-03-13 | 1 | -1/+7 | |
| | | | | | | | | between Windows x86 and x64. | |||||
* | | Merge branch 'fpga_master' | Josh Blum | 2012-03-12 | 9 | -13/+16 | |
|\| | ||||||
| * | fpga: force -include_global for custom sources | Josh Blum | 2012-03-12 | 9 | -13/+16 | |
| | | | | | | | | | | | | | | | | ISE will not recognize custom sources as part of the hierarchy, and thus will not compile (unless its the first macro...). Remove custom sources from the source list, and specially add them with the -include_global option. | |||||
* | | usrp: fix wildcard set for time/clock source | Josh Blum | 2012-03-12 | 1 | -2/+2 | |
| | | ||||||
* | | uhd: added fullscale option stream arg | Josh Blum | 2012-03-11 | 3 | -1/+10 | |
| | | ||||||
* | | Make DBSRX* set default bandwidth based on codec rate | Jason Abele | 2012-03-11 | 2 | -2/+7 | |
| | | ||||||
* | | Fix RSSI measurement | Jason Abele | 2012-03-11 | 3 | -19/+4 | |
| | | | | | | | | | | | | Improve incorrect calculation in XCVR Remove RFX rssi sensor due to limited dynamic range giving strange results | |||||
* | | Merge branch 'fpga_master' | Josh Blum | 2012-03-11 | 4 | -101/+3 | |
|\| | ||||||
| * | fpga: fix custom defs in some top level makefiles | Josh Blum | 2012-03-08 | 4 | -101/+3 | |
| | | ||||||
* | | usrp1: fix for cordic init, cant do it that way on tx | Josh Blum | 2012-02-29 | 1 | -3/+0 | |
| | | ||||||
* | | Changes Windows installer filename to match naming convention of Ubuntu and ↵ | Nicholas Corgan | 2012-02-29 | 1 | -0/+1 | |
| | | | | | | | | Fedora installers | |||||
* | | uhd: fix sc16 to sc8 conversion table | Josh Blum | 2012-02-29 | 1 | -12/+12 | |
| | | | | | | | | | | | | | | 1) this was registered as the sc8 to sc16 converter, probably messed that up as well 2) the cast to index was wrong, now unit test passes | |||||
* | | usrp2: device locking tweaks | Josh Blum | 2012-02-29 | 1 | -9/+6 | |
| | | | | | | | | | | | | | | 1) use bottom bit for force lock condition, that way we never check the time after proper shutdown 2) dont allow lock condition under fpga compat mismatch | |||||
* | | Changing UHD to 'USRP HD' in one last place. | Ben Hilburn | 2012-02-28 | 1 | -1/+1 | |
| | | ||||||
* | | usrp: reset cordics on init after tick rate update | Josh Blum | 2012-02-28 | 4 | -0/+33 | |
| | | ||||||
* | | Changes images CMakeLists.txt to be consistent with new UHD version naming ↵ | Nicholas Corgan | 2012-02-28 | 1 | -6/+5 | |
| | | | | | | | | system | |||||
* | | uhd: fixed some compile warnings for msvc | Josh Blum | 2012-02-28 | 4 | -5/+5 | |
| | | ||||||
* | | cmake: | Nicholas Corgan | 2012-02-28 | 4 | -14/+17 | |
| | | | | | | | | | | | | | | More git info used for build info UHD version incorporates build info apt/yum repos use new version number New installer filename syntax | |||||
* | | uhd: fixed send pkt handler, vrt packet type was uninitialized | Josh Blum | 2012-02-27 | 1 | -0/+1 | |
| | | | | | | | | | | | | | | This fixes a bug where the sc8 engine will not interpret the packet as an IF data packet due to uninitialized bits. In that case the sc8 packet would pass through and be interpreted by the downstream as an sc16 packet. | |||||
* | | usrp2: removed unused memory map entries | Josh Blum | 2012-02-27 | 1 | -5/+1 | |
| | | ||||||
* | | usrp1: fix to use the db connection type to determine DAC sign | Josh Blum | 2012-02-24 | 1 | -2/+10 | |
| | | | | | | | | | | | | | | | | Unlike the other products, usrp1 uses the DAC and not DSP to perform baseband frequency shifting in the hardware. Therefore this shifting occurs before I and Q swapping, and so, the sign of the frequency needs to be inverted on daughterboards which have inverted I and Q TX inputs. | |||||
* | | usrp1: fix advertised samples per packet in send streamer | Josh Blum | 2012-02-21 | 1 | -1/+2 | |
| | | | | | | | | | | Must subtract off the 511 for 512 modulus remainder commit. This bug was introduced by the conversion to streamer API. | |||||
* | | Try really hard to get cmake to use compiler flags from the toolchain file. | Philip Balister | 2012-02-21 | 1 | -2/+2 | |
| | | | | | | | | | | | | | | | | | | | | | | | | See: http://www.mail-archive.com/cmake@cmake.org/msg33248.html Also credit to OpenEmbedded for doing something similar in the toolchain file they create. Note that adding the SYSTEM_NAME to the toolchain file sets CROSS_COMPILING, which is not what we want for native compiling. Signed-off-by: Philip Balister <philip@opensdr.com> | |||||
* | | usb: added /opt/local to libusb search path | Josh Blum | 2012-02-21 | 1 | -1/+2 | |
| | | | | | | | | For OSX from MLD | |||||
* | | usrp2: some tweaks to the device locking logic | Josh Blum | 2012-02-20 | 1 | -6/+9 | |
| | | ||||||
* | | usrp2: added retry logic to control packets | Josh Blum | 2012-02-20 | 1 | -2/+32 | |
| | | ||||||
* | | usrp2: changed download url for dd.exe | Josh Blum | 2012-02-18 | 2 | -2/+2 | |
| | | ||||||
* | | Merge branch 'fpga_master' | Josh Blum | 2012-02-18 | 3 | -4/+26 | |
|\| | ||||||
| * | usrp2/nseries: added churn to meet timing | Josh Blum | 2012-02-18 | 2 | -2/+4 | |
| | | | | | | | | | | Added churn to readback mux on nseries to make n200r4 meet timing. Also added churn to usrp2 for parallelism, but assigned to zero. | |||||
| * | vita rx: trigger clear after packet tranfer | Josh Blum | 2012-02-18 | 1 | -2/+22 | |
| | | | | | | | | | | | | | | To avoid blocking conditions down the pipe, avoid clearing vita rx during packet transfer. Adds state machine to delay the clear until after xfer completes. | |||||
* | | uhd: added -fvisibility-inlines-hidden | Josh Blum | 2012-02-18 | 1 | -1/+2 | |
| | | ||||||
* | | Merge branch 'next' | Josh Blum | 2012-02-17 | 123 | -1729/+3954 | |
|\ \ | ||||||
| * | | Merge branch 'fpga_next' into next | Josh Blum | 2012-02-17 | 54 | -1070/+2565 | |
| |\| | ||||||
| | * | dsp rework: fix dspengine_8to16 to handle padded packets | Josh Blum | 2012-02-17 | 1 | -4/+3 | |
| | | | ||||||
| | * | dsp_engine: fix for upper/lower swap, and odd length packets | Matt Ettus | 2012-02-16 | 1 | -16/+20 | |
| | | | ||||||
| | * | dsp rework: added flusher to vita tx chain on clear | Josh Blum | 2012-02-15 | 1 | -8/+16 | |
| | | | ||||||
| | * | dsp rework: minor simplification in vita_tx_deframer | Josh Blum | 2012-02-13 | 1 | -4/+1 | |
| | | | | | | | | | | | | all n-series devices meet timing | |||||
| | * | dsp rework: full-rate pipelining in vita tx deframer | Josh Blum | 2012-02-12 | 1 | -37/+51 | |
| | | | | | | | | | | | | | | | | | | | | | | | | The vita tx deframer can now pass payload at clock rate. This enables TX streaming at interpolations factors of 2. The vector capabilities of TX deframer have been kept in-tact, and should be functional, however, only MAXCHAN=1 has been tested. | |||||
| | * | dsp rework: pass enables into glue, update power trig, parameterize, fix ↵ | Josh Blum | 2012-02-10 | 9 | -103/+145 | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | module inc DSP enables now pass through the glue and custom modules so it can be user-controlled. Updated power trigger to current spec, and added comments Pass width from dsp into glue, and use width to parameterize wires Fix custom module includes so they will build | |||||
| | * | dsp rework: implement 64 bit ticks no seconds | Josh Blum | 2012-02-06 | 10 | -111/+57 | |
| | | | ||||||
| | * | B100: External FPGA reset from FX2 reuses fpga_cfg_cclk. | Nick Foster | 2012-02-06 | 2 | -2/+6 | |
| | | | ||||||
| | * | dsp rework: pass vita clears into dsp modules, unified fifo clears | Josh Blum | 2012-02-04 | 14 | -81/+76 | |
| | | | ||||||
| | * | b100: timing constraints on GPIF lines | Josh Blum | 2012-02-04 | 1 | -0/+9 | |
| | | | ||||||
| | * | b100: connect all clears for gpif | Josh Blum | 2012-02-03 | 3 | -15/+8 | |
| | | | ||||||
| | * | power_trig: test code for power trigger | Matt Ettus | 2012-02-02 | 1 | -0/+71 | |
| | | | ||||||
| | * | dsp rework: rehash of the custom module stuff and readme | Josh Blum | 2012-02-02 | 26 | -262/+544 | |
| | | | ||||||
| | * | power_trig: first cut at power trigger with fixed delay | Matt Ettus | 2012-02-02 | 2 | -2/+115 | |
| | | |