aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
| | * add mux and demux to buildMatt Ettus2010-07-151-0/+2
| | |
| | * mux multiple fifo streams into one. Allows priority or round robinMatt Ettus2010-07-151-0/+57
| | |
| | * split fifo into 2 streams based on first line in each packetMatt Ettus2010-07-151-0/+50
| | |
| | * Merge branch 'reload' into ise12Matt Ettus2010-07-154-22/+59
| | |\ | | | | | | | | | | | | | | | | | | | | | | | | | | | | * reload: fix to stop endless error packets updated tests to match new features error packets are now valid Extension Context packets error packets don't have a trailer any more streamid is now optional on data packets, set by header register trailer now has a bit to indicate successful End-of-burst hard-coded some header bits to correct values to ensure valid packets reload bit for vita rx ctrl
| | | * fix to stop endless error packetsMatt Ettus2010-07-091-2/+2
| | | |
| | | * updated tests to match new featuresMatt Ettus2010-07-092-4/+9
| | | |
| | | * error packets are now valid Extension Context packetsMatt Ettus2010-07-081-11/+32
| | | | | | | | | | | | | | | | | | | | | | | | | | | | error packets don't have a trailer any more streamid is now optional on data packets, set by header register trailer now has a bit to indicate successful End-of-burst hard-coded some header bits to correct values to ensure valid packets
| | | * reload bit for vita rx ctrlJosh Blum2010-07-051-5/+16
| | | |
* | | | Merge branch 'u2p' of ettus.sourcerepo.com:ettus/fpgapriv into u2pNick Foster2010-07-191-1/+5
|\| | |
| * | | proper selection of bank of ram for instruction, since the addressMatt Ettus2010-07-191-1/+5
| | | | | | | | | | | | | | | | has already incremented by the time the data is returned
* | | | Merge branch 'u2p' of ettus.sourcerepo.com:ettus/fpgapriv into u2pNick Foster2010-07-142-7/+7
|\| | |
| * | | reset the ack signalMatt Ettus2010-07-132-2/+2
| | | |
| * | | attach the correct data portMatt Ettus2010-07-131-5/+5
| | | |
* | | | just local commit before updating w/matt's fixnick2010-07-141-5/+45
|/ / /
* | | includes led blinker in bootramMatt Ettus2010-07-131-3/+7
| | |
* | | separate boot ram, redone memory map, connected uartMatt Ettus2010-07-135-40/+289
| | |
* | | further cleanupMatt Ettus2010-07-122-216/+27
| | |
* | | ram_harvard2 is a workaround for a Xilinx bug that gets confused by an ↵Matt Ettus2010-07-122-0/+79
| | | | | | | | | | | | unused write port on a ram
* | | very slight mods from v5 versionMatt Ettus2010-07-121-0/+56
| | |
* | | copied from quad radioMatt Ettus2010-07-121-0/+54
| | |
* | | remove ram loaderMatt Ettus2010-07-121-29/+8
| | |
* | | updated to ise12 fixes from main development lineMatt Ettus2010-07-121-22/+22
| | |
* | | Merge branch 'ise12' into u2pMatt Ettus2010-07-120-0/+0
|\| | | | | | | | | | | * ise12:
| * | Merge branch 'ise12' of ettus.sourcerepo.com:ettus/fpgapriv into ise12Matt Ettus2010-07-120-0/+0
| |\ \ | | | | | | | | | | | | * 'ise12' of ettus.sourcerepo.com:ettus/fpgapriv:
| | * | Merge branch 'master' into ise12Matt Ettus2010-07-051-4/+5
| | |\| | | | | | | | | | | | | | | | | * master: fix bug which caused serdes fifo to disappear
| * | | Merge branch 'master' into ise12Matt Ettus2010-07-121-4/+5
| |\ \ \ | | |/ / | |/| / | | |/ | | | * master: fix bug which caused serdes fifo to disappear
* | | Merge branch 'ise12' into u2pMatt Ettus2010-07-128-280/+404
|\| | | | | | | | | | | | | | | | | * ise12: precompute udp checksums barely fails timing on gigE/10 and gigE/12, larger fail on udp/10, but all seem to work ok
| * | Merge branch 'master' into ise12Matt Ettus2010-06-181-1/+2
| |\ \ | | | | | | | | | | | | | | | | * master: proper dependency tracking for the makefile
| * | | precompute udp checksumsMatt Ettus2010-06-151-5/+14
| | | |
| * | | barely fails timing on gigE/10 and gigE/12, larger fail on udp/10, but allMatt Ettus2010-06-147-275/+390
| | | | | | | | | | | | | | | | seem to work ok
* | | | Merge branch 'master' into u2pMatt Ettus2010-07-121-4/+5
|\ \ \ \ | | |_|/ | |/| | | | | | | | | | * master: fix bug which caused serdes fifo to disappear
| * | | fix bug which caused serdes fifo to disappearMatt Ettus2010-07-031-4/+5
| | |/ | |/|
* | | Merge branch 'master' into u2pMatt Ettus2010-06-181-1/+2
|\| | | | | | | | | | | | | | * master: proper dependency tracking for the makefile
| * | proper dependency tracking for the makefileMatt Ettus2010-06-181-1/+2
| |/
* | Merge branch 'master' into u2pMatt Ettus2010-06-141-1/+7
|\| | | | | | | | | * master: new make works on ise12
| * new make works on ise12Matt Ettus2010-06-141-1/+7
| |
* | new core for u2p, based on u2_coreMatt Ettus2010-06-141-0/+856
| |
* | build using new build systemMatt Ettus2010-06-141-205/+34
| |
* | Merge branch 'master' into u2pMatt Ettus2010-06-1439-429/+564
|\| | | | | | | | | | | * master: produces good bin files first attempt at cleaning up the build system
| * produces good bin filesMatt Ettus2010-06-114-57/+31
| |
| * first attempt at cleaning up the build systemMatt Ettus2010-06-1038-422/+583
| |
* | actually generates an imageMatt Ettus2010-06-093-17/+9
| |
* | Merge branch 'master' into u2pMatt Ettus2010-06-095-53/+18
|\| | | | | | | | | | | * master: get rid of debug stuff to help timing move u2_core into u2_rev3 directory to simplify directory structure and save headaches
| * get rid of debug stuff to help timingMatt Ettus2010-06-081-7/+16
| |
| * move u2_core into u2_rev3 directory to simplify directory structure and save ↵Matt Ettus2010-06-085-46/+2
| | | | | | | | headaches
* | Merge branch 'master' into u2pMatt Ettus2010-06-083-15/+17
|\| | | | | | | | | | | | | | | * master: allow other clock rates in vita time report ise version in build proper name for directory name build directory with ISE version name
| * allow other clock rates in vita timeMatt Ettus2010-06-081-13/+15
| |
| * report ise version in buildMatt Ettus2010-06-071-1/+1
| |
| * proper name for directoryMatt Ettus2010-06-071-1/+1
| |
| * name build directory with ISE version nameMatt Ettus2010-06-071-1/+1
| |
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-16 19:03:18 +0000