summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* x300: added reset and resync of ADCs and DACs when changing reference clockmichael-west2014-09-256-54/+166
* B200: added support for reading the exact product name from EEPROM for B200 a...Neel Pandeya2014-09-251-0/+15
* Updated images URL for 3.7.3RC1003_007_003_rc1Martin Braun2014-09-251-3/+2
* Updated ChangeLog for 3.7.3Martin Braun2014-09-241-0/+9
* docs: Changed Xilinx ISE version from 14.4 to 14.7Ashish Chaudhari2014-09-242-25/+25
* fpga: Multiple X300 FPGA bugfixes and enhancementsAshish Chaudhari2014-09-24275-292796/+13460
* x300: Added output sync for DAC reference clocksMartin Braun2014-09-241-0/+1
* uhd: Fixed logging bug (#476) -- UHD logging has unexplained effect on packet...michael-west2014-09-243-43/+53
* sbx: Fixed logging string (showed TX instead of RX)Martin Braun2014-09-241-1/+1
* uhd: Added an operator/ for (fs_path, size_t)Martin Braun2014-09-233-0/+28
* chdr-dissector: fix wireshark-1.12 detectionJaroslav Škarvada2014-09-231-1/+1
* uhd_dump: use LIBS instead of LDFLAGSJaroslav Škarvada2014-09-231-2/+2
* usrp: don't print duplicate GPSDO detection messagesNicholas Corgan2014-09-233-6/+1
* cbx: Fixed LO FRAC truncationMartin Braun2014-09-231-4/+6
* x300_dboard_iface: added UHD_UNUSED() macro to unused parameters in set_clock...Nicholas Corgan2014-08-291-1/+1
* uhd: Added a stop stream cmd to the rx exampleMartin Braun2014-08-271-0/+3
* fixup! uhd: updated images url for UHD 3.7.2 releaserelease_003_007_002Ashish Chaudhari2014-08-201-1/+1
* uhd: updated images url for UHD 3.7.2 releaseAshish Chaudhari2014-08-201-2/+2
* fpga: Added FPGA code for X300 MIMO alignment bugfixAshish Chaudhari2014-08-195-50/+22
* Updated CHANGELOG for 3.7.2rc2Martin Braun2014-08-181-0/+3
* Bumping FPGA compat to 7.michael-west2014-08-181-1/+1
* Changed analog delay on DAC reference and radio clocks from 1075ps to 900psmichael-west2014-08-181-4/+4
* - Fixes for channel alignmentmichael-west2014-08-185-56/+42
* cmake: fixed FindORC logic, was allowing usage of versions below minimumNicholas Corgan2014-08-141-1/+1
* Restoring compatibility with CMake 2.6Nicholas Corgan2014-08-147-24/+26
* cmake: add UHD version to NSIS installer titleNicholas Corgan2014-08-051-1/+2
* Updated documentationNicholas Corgan2014-07-3115-27/+26
* usrp_burn_mb_eeprom: write all changes to the EEPROM at onceNicholas Corgan2014-07-311-2/+3
* Merge branch 'maint' into uhd/bug492michael-west2014-07-3073-3189/+3354
|\
| * tx fe corrections: fixing mixed tabs / spaces, other horrible whitespace cruftBen Hilburn2014-07-252-14/+11
| * Merge 'maint' into x300/bug513Ben Hilburn2014-07-2563-3135/+3183
| |\
| | * Updated images package info for UHD 3.7.2 rc1003_007_002_rc1Nicholas Corgan2014-07-231-1/+1
| | * Updated UHD version and images URL+MD5sum for 3.7.2 rc1Nicholas Corgan2014-07-232-3/+3
| | * fpga: Updating FPGA code for UHD-3.7.2-rc1Ben Hilburn2014-07-2258-3128/+3153
| | * Updated CHANGELOG for UHD-3.7.2-rc1Ben Hilburn2014-07-221-0/+2
| | * Commented out warning if X300 reference clock fails to lock within 1 second d...michael-west2014-07-221-2/+3
| | * Fix for BUG #517: B200: Regression of power level on RXmichael-west2014-07-221-1/+1
| | * uhd: updating CHANGELOG for uhd-3.7.2 releaseBen Hilburn2014-07-211-1/+21
| * | X300: Added UHD support for TX FEIan Buckley2014-07-182-1/+14
| |/
| * Merge branch 'origin/x300/bug469' into maintBen Hilburn2014-07-173-25/+121
| |\
| | * Updated copyright year.michael-west2014-07-171-1/+1
| | * Fix for BUG #469michael-west2014-07-171-0/+2
| | * - Changed variables from uint8_t to uint32_t so parsing of hex strings would ...michael-west2014-07-171-3/+3
| | * Addressing comments from review.michael-west2014-07-173-24/+23
| | * Fix for BUG #469: Bad/Empty GPS NMEA strings returned when the queries are m...michael-west2014-07-173-24/+119
| |/
| * Merge branch 'origin/b200/bug516' into maintBen Hilburn2014-07-171-4/+4
| |\
| | * BUG #516: B210: Fails to Run with 30.72 MHz Clockmichael-west2014-07-101-1/+1
| | * Fix for BUG #516: B210: Fails to Run with 30.72 MHz Clockmichael-west2014-06-181-3/+3
| | * Fix for BUG #516: B210: Fails to Run with 30.72 MHz Clockmichael-west2014-06-181-3/+3
| * | Merge branch 'origin/ashish/rx_pcie_overflows' into maintBen Hilburn2014-07-172-3/+7
| |\ \
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 19:24:02 +0000