summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* usrp2: removed unused changed signal for mode selectionJosh Blum2010-12-291-2/+1
|
* packet_router: replace buffers interfaced in packet router with buffer_int2Josh Blum2010-12-283-163/+25
|
* now uses 2 rams, one for read, one for writeMatt Ettus2010-12-281-89/+97
|
* reformattingMatt Ettus2010-12-281-5/+1
|
* first cut at new buffer interface for CPU. Like old buffer_int plusMatt Ettus2010-12-281-0/+169
| | | | a single buffer.
* unused lineMatt Ettus2010-12-281-1/+0
|
* packet_router: use the mode register to reset hs control and cpu smsJosh Blum2010-12-271-22/+13
|
* Merge branch 'udp_ports' into nextJosh Blum2010-12-226-37/+66
|\
| * udp_ports: fixed address comparison B+14 is comparisonJosh Blum2010-12-211-1/+1
| |
| * don't overwrite checksum valuesMatt Ettus2010-12-211-7/+8
| |
| * udp_ports: set the source port and destination port from tableJosh Blum2010-12-171-12/+16
| |
| * generate port number headers in the dsp error unitsMatt Ettus2010-12-154-8/+12
| |
| * now supports up to 4 different udp portsMatt Ettus2010-12-152-23/+43
| |
* | usrp-n210: add missing wires, incr compat, use boot ram as stack spaceJosh Blum2010-12-221-16/+14
| |
* | usrp-n210: delay reset for boot loader stack pointer to init, copied bl.rmi ↵Josh Blum2010-12-182-187/+173
| | | | | | | | without debug
* | usrp-n210: almost working w/ packet router + zpuJosh Blum2010-12-179-301/+313
| | | | | | | | | | | | | | added stack start signal to zpu removed wb perifs in n210 out of 0-16k added reset controller for main app rewire cpu addr line after booted use 0-16k
* | usrp-n210: integrate zpu and packet router, builds but untestedJosh Blum2010-12-141-72/+77
| |
* | Merge branch 'zpu' into nextJosh Blum2010-12-1411-22/+1567
|\ \
| * | zpu: working, modified top level sizes, disable interruptJosh Blum2010-12-142-8/+5
| | |
| * | Merge branch 'packet_router' into zpuJosh Blum2010-12-1215-303/+383
| |\ \ | | | | | | | | | | | | | | | | Conflicts: usrp2/top/u2_rev3/u2_core.v
| * | | zpu: moved top level file in hopes for easy mergeJosh Blum2010-12-122-1014/+229
| | | |
| * | | zpu: set all the address widths to 16, grumbleJosh Blum2010-12-084-5/+5
| | | |
| * | | zpu: moved stack pointer and made connection for statusJosh Blum2010-12-062-2/+3
| | | |
| * | | zpu: brought status signal out to top levelJosh Blum2010-12-061-1/+3
| | | |
| * | | zpu: shrank the ram size and address bus to 16kJosh Blum2010-12-061-5/+5
| | | |
| * | | zpu: added a zpu + wishbone opencore and integrated into top levelJosh Blum2010-12-0610-10/+1554
| | | |
* | | | packet_router: all non ip/udp should also go to bothJosh Blum2010-12-131-7/+5
| |/ / |/| |
* | | packet_router: harmless logic tweaksJosh Blum2010-12-122-11/+8
| | |
* | | packet_router: reverted enable change to dsp framer, it was already correctJosh Blum2010-12-121-2/+1
| | |
* | | packet_router: raise enable for bram reads the cycle before as wellJosh Blum2010-12-112-2/+4
| | |
* | | packet_router: added fifo before cpu_out, tweaked inspection logicJosh Blum2010-12-101-25/+29
| | |
* | | packet_router: gave the inspector a 4th output which is CPU onlyJosh Blum2010-12-101-83/+123
| | |
* | | Merge branch 'ise12' into packet_routerJosh Blum2010-12-1012-107/+241
|\ \ \ | | |/ | |/| | | | | | | | | | Conflicts: usrp2/top/u2_rev3/Makefile usrp2/top/u2_rev3/u2_core.v
| * | time sync on usrp2 as well, added debug pins to time sync.Matt Ettus2010-12-102-2/+10
| | |
| * | slave side can now syncMatt Ettus2010-12-102-13/+33
| | |
| * | Only do udp now, renamed old ports to exp_time_*Matt Ettus2010-12-092-2/+2
| | |
| * | udp is now the defaultMatt Ettus2010-12-092-2/+2
| | |
| * | remove old raw ethernet versionMatt Ettus2010-12-092-882/+0
| | |
| * | reimplemented mimo time transfer to handle 64 bits. Still needsMatt Ettus2010-12-095-71/+164
| | | | | | | | | | | | to sync on the received side.
| * | renamed exp_pps_* to be exp_time_*, which is the mimo synchronization signalMatt Ettus2010-12-095-22/+22
| | |
| * | Merge branch 'time_compare_speedup' into ise12Matt Ettus2010-12-091-2/+16
| |\ \ | | | | | | | | | | | | | | | | * time_compare_speedup: should safely delay the late signal which was causing timing problems
| | * | should safely delay the late signal which was causing timing problemsMatt Ettus2010-12-061-2/+16
| | | |
| * | | u2plus: clock lock pin capitalization failNick Foster2010-12-062-2/+2
| |/ /
* | / packet_router: renamed top level files in an attempt to merge cleanlyJosh Blum2010-12-104-1091/+209
| |/ |/|
* | packet_router: added status readback for mode, incremented compat numberJosh Blum2010-11-242-1/+2
| |
* | packet_router: split the control register into misc, cpu hs out, cpu hs inpJosh Blum2010-11-241-10/+24
| |
* | packet_router: modification for sequence number and vrt header offsetJosh Blum2010-11-231-1/+1
| |
* | packet_router: it makes more sense to connect the control flags this way nowJosh Blum2010-11-231-13/+6
| |
* | packet_router: program the dsp udp port and ip addr through setting registersJosh Blum2010-11-232-32/+34
| |
* | reduce warnings, modernize testbenchMatt Ettus2010-11-236-28/+25
| |
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-20 09:16:47 +0000