| Commit message (Collapse) | Author | Age | Files | Lines |
| |
|
| |
|
| |
|
| |
|
|\ |
|
| |
| |
| |
| | |
multiline quotes
|
|\| |
|
| |
| |
| |
| | |
data
|
| | |
|
| | |
|
| | |
|
| | |
|
| |
| |
| |
| | |
simplifies the code after the property set/get declaration
|
| |
| |
| |
| | |
not provided
|
| | |
|
| |\ |
|
| | | |
|
| |\ \
| | |/
| |/| |
|
| | | |
|
|\ \ \
| |/ /
|/| | |
|
| | | |
|
| | | |
|
| |\ \ |
|
| | | | |
|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
for results first. In fact, don't try to do
an I2C transaction while an SPI transaction is pending.
|
| | | | |
|
| | | | |
|
| | | |
| | | |
| | | |
| | | | |
When we have real error handling in the DUDE/BRO protocol we'll add this back in.
|
| | | | |
|
| | | |
| | | |
| | | |
| | | | |
common protocol.
|
| | | | |
|
| | | | |
|
| | | | |
|
| | | | |
|
| | | | |
|
| | | | |
|
| |_|/
|/| | |
|
|\| | |
|
| | | |
|
| | | |
|
| | | |
|
| |\ \ |
|
| | |\ \ |
|
| | | | | |
|
| | | |/ |
|
| |\ \ \
| | |/ /
| |/| | |
|
| | | | |
|
|/ / / |
|
|\ \ \
| | |/
| |/|
| | |
| | | |
Conflicts:
fpga/usrp2/vrt/vita_rx_control.v
|
| | | |
|