Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Merge branch 'master' into next | Josh Blum | 2012-03-26 | 8 | -126/+169 |
|\ | |||||
| * | Merge branch 'maint' | Josh Blum | 2012-03-26 | 2 | -4/+25 |
| |\ | |||||
| | * | dbsrx: limit the USRP1 + DBSRX GPIO clock rate to 4MHz | Josh Blum | 2012-03-26 | 1 | -1/+8 |
| | | | | | | | | | | | | | | | This fixes the lockup/clocking condition when the following hw combo is used: USRP1 r4.5 + DBSRX + another i2c board | ||||
| | * | usrp2: possible fix for invalid broadcast replies | Josh Blum | 2012-03-26 | 1 | -3/+17 |
| | | | |||||
| * | | Merge branch 'maint' | Josh Blum | 2012-03-26 | 4 | -85/+92 |
| |\| | |||||
| | * | Merge branch 'fpga_maint' into maint | Josh Blum | 2012-03-26 | 4 | -85/+92 |
| | |\ | |||||
| | | * | B100: port cleanups from b100-txbug to this branch | Nick Foster | 2012-03-26 | 2 | -28/+21 |
| | | | | |||||
| | | * | fpga: fifo_2clock handles widths and sizes in-between corgens | Josh Blum | 2012-03-25 | 1 | -21/+23 |
| | | | | |||||
| | | * | b100: cleanup redundant logic for slwr and slrd | Josh Blum | 2012-03-25 | 1 | -2/+2 |
| | | | | |||||
| | | * | b100: extra data pktend cycle for fifo addr | Josh Blum | 2012-03-25 | 1 | -2/+8 |
| | | | | |||||
| | | * | b100: slave fifo fix for dst/src ready signals | Josh Blum | 2012-03-24 | 2 | -35/+41 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Some of the changes my be overkill, but the idea is to be more careful about allowing FIFO IO to occur on transitions. The cal app was able to complete successfully. | ||||
| * | | | fx2: simplify i2c code and overload eeprom read/write | Josh Blum | 2012-03-26 | 1 | -15/+24 |
| | | | | | | | | | | | | | | | | | | | | Overload eeprom routines to do it in 1 transaction, since default will split it up into many for each byte. | ||||
| * | | | Merge branch 'maint' | Josh Blum | 2012-03-26 | 1 | -22/+28 |
| |\| | | |||||
| | * | | uhd: use release mode and git count for stable and unstable builds | Josh Blum | 2012-03-26 | 1 | -22/+28 |
| | | | | |||||
* | | | | Merge branch 'master' into next | Josh Blum | 2012-03-23 | 1 | -1/+1 |
|\| | | | |||||
| * | | | Merge branch 'maint' | Josh Blum | 2012-03-23 | 1 | -1/+1 |
| |\| | | |||||
| | * | | Changes preinst.in to 'echo' instead of 'ls' | Nicholas Corgan | 2012-03-23 | 1 | -1/+1 |
| | | | | |||||
* | | | | uhd: updated sync docs for timed commands | Josh Blum | 2012-03-23 | 1 | -1/+34 |
| | | | | |||||
* | | | | Merge branch 'fpga_next' into next | Josh Blum | 2012-03-23 | 12 | -426/+1454 |
|\ \ \ \ | |||||
| * | | | | spi core: ready logic low one cycle earlier | Josh Blum | 2012-03-16 | 1 | -1/+1 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | FIFO ctrl can poke registers every other cycle, the extra time to register not ready for spi core was too long. And it with ~trigger to get the not-ready one cycle earlier, so FIFO ctrl can block on the 2nd potential spi transaction. | ||||
| * | | | | fifo ctrl: parameterize having a proto header | Josh Blum | 2012-03-16 | 4 | -10/+12 |
| | | | | | |||||
| * | | | | fifo ctrl: rename fifo ctrl module and add sid ack param | Josh Blum | 2012-03-16 | 4 | -37/+40 |
| | | | | | |||||
| * | | | | fifo ctrl: minor fixes for spi core, swap time define | Josh Blum | 2012-03-16 | 5 | -10/+10 |
| | | | | | |||||
| * | | | | fifo ctrl: simplified perfs, added spi clock idle phase | Josh Blum | 2012-03-16 | 5 | -333/+341 |
| | | | | | |||||
| * | | | | fifo ctrl: minor fixes from last commit | Josh Blum | 2012-03-16 | 3 | -366/+366 |
| | | | | | |||||
| * | | | | fifo ctrl: spi core work, fifo ctrl perifs, usrp2 support | Josh Blum | 2012-03-16 | 5 | -370/+429 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Continued work on simple spi core. Added peripherals input to fifo ctrl so perifs can backpressure fifo ctrl. Copied the implementation into usrp2 core. | ||||
| * | | | | spi: created simple spi core (sr based) | Josh Blum | 2012-03-16 | 4 | -383/+593 |
| | | | | | |||||
| * | | | | fifo ctrl: simplified result packets (no tsf or sid) | Josh Blum | 2012-03-16 | 1 | -16/+7 |
| | | | | | |||||
| * | | | | fifo_ctrl: switched to medfifo and separate result fifo | Josh Blum | 2012-03-16 | 3 | -92/+122 |
| | | | | | |||||
| * | | | | fifo_ctrl: clear settings reg, and flow control | Josh Blum | 2012-03-16 | 3 | -10/+17 |
| | | | | | |||||
| * | | | | fifo ctrl: added time compare for timed commands | Josh Blum | 2012-03-16 | 1 | -3/+7 |
| | | | | | |||||
| * | | | | srb: created command queue, in and out state machines | Josh Blum | 2012-03-16 | 3 | -99/+162 |
| | | | | | |||||
| * | | | | usrp2: added vrt pack/unpacker to fifo ctrl | Josh Blum | 2012-03-16 | 1 | -40/+107 |
| | | | | | |||||
| * | | | | usrp2: first pass implementation of fifo control | Josh Blum | 2012-03-16 | 6 | -10/+594 |
| | |_|/ | |/| | | |||||
* | | | | Merge branch 'master' into next | Josh Blum | 2012-03-23 | 1 | -3/+4 |
|\ \ \ \ | | |/ / | |/| | | |||||
| * | | | Merge branch 'maint' | Josh Blum | 2012-03-23 | 1 | -3/+4 |
| |\ \ \ | | | |/ | | |/| | |||||
| | * | | usrp: fix for rx_frontend_core_200 dc offset | Josh Blum | 2012-03-23 | 1 | -3/+4 |
| | | | | | | | | | | | | | | | | | | | | Mask off upper bits when setting a constant offset (I and Q regs). The sign bits (if negative) can flow off into the flags field. | ||||
* | | | | sbx: various fixes and tweaks for locking | Josh Blum | 2012-03-23 | 1 | -4/+3 |
| | | | | |||||
* | | | | sbx: mods for PLL sync reset | Josh Blum | 2012-03-23 | 1 | -3/+6 |
| | | | | |||||
* | | | | sbx: no readback during tuning, cache lock detect status when read | Josh Blum | 2012-03-23 | 4 | -12/+26 |
| | | | | |||||
* | | | | fifo ctrl: code reorganization and integer wrap-around arithmetic | Josh Blum | 2012-03-23 | 1 | -65/+90 |
| | | | | |||||
* | | | | fifo ctrl: implement timed command feature detection | Josh Blum | 2012-03-23 | 2 | -2/+12 |
| | | | | |||||
* | | | | uhd: added setup sleep to tx waveforms | Josh Blum | 2012-03-23 | 1 | -1/+4 |
| | | | | |||||
* | | | | fifo ctrl: use regular iface for U2_REG_MISC_CTRL_CLOCK | Josh Blum | 2012-03-23 | 2 | -6/+136 |
| | | | | |||||
* | | | | fifo ctrl: various tweaks | Josh Blum | 2012-03-23 | 4 | -12/+14 |
| | | | | |||||
* | | | | fifo ctrl: ~usrp2_fifo_ctrl acks, usrp2 DCM workaround, bootloader no blinkie | Josh Blum | 2012-03-23 | 3 | -1/+14 |
| | | | | |||||
* | | | | fifo ctrl: spi core work and host implementation | Josh Blum | 2012-03-23 | 9 | -38/+99 |
| | | | | |||||
* | | | | spi: work on fw support for simple spi core | Josh Blum | 2012-03-23 | 11 | -139/+74 |
| | | | | |||||
* | | | | usrp2: permanent timeout increase for timed commands | Josh Blum | 2012-03-23 | 1 | -2/+6 |
| | | | | |||||
* | | | | usrp2: implementation of timed commands working | Josh Blum | 2012-03-23 | 4 | -7/+49 |
| | | | |