summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* uhd: added inline message testing to the messages exampleJosh Blum2011-07-035-34/+150
* usrp2: accept old db name 0 for backwards compatJosh Blum2011-07-033-6/+27
* usrp2: set the set_alignment_failure_threshold to match default socket buffer...Josh Blum2011-07-031-0/+4
* usrp2: restored fpga compat check, updated for major/minor schemeJosh Blum2011-07-031-0/+20
* usrp: removed register defs in regs.hpp that were covered by coresJosh Blum2011-07-024-373/+7
* usrp1: tweaks + implemented other features to mimic async and inline messagesJosh Blum2011-07-028-65/+171
* usrp: renamed ref_source to clock_source (terminology)Josh Blum2011-07-029-32/+32
* usrp: renamed sma source option to externalJosh Blum2011-07-015-20/+20
* usrp: updated documentation for various changes (mimo mode, subdevice spec de...Josh Blum2011-07-013-50/+19
* usrp: created common code to demux an rx stream (b100, e100)Josh Blum2011-07-017-96/+152
* usrp: added validate_subdev_spec to all io_implsJosh Blum2011-07-019-19/+124
* uhd: replaced alignment indexes implementation w/ boost bitsetJosh Blum2011-07-011-66/+10
* usrp: moved fx2 stuff into common folderJosh Blum2011-07-017-11/+13
* usrp1: removed unused files from impl dirJosh Blum2011-07-017-1133/+0
* usrp1: implemented properties interface on usrp1Josh Blum2011-07-0111-402/+634
* e100: added false alarm count + sleep for gpio irq (since its shared)Josh Blum2011-06-281-2/+9
* e100: removed unused files from e100 build dirJosh Blum2011-06-286-1321/+0
* e100: moved e100 into property tree, probes ok...Josh Blum2011-06-2813-372/+838
* b100: figured it out, endianess was set wrongJosh Blum2011-06-301-2/+2
* usrp2: restored component registryJosh Blum2011-06-303-11/+17
* b100: made async callback safer, other tweaks (still issues)Josh Blum2011-06-304-19/+41
* b100: some tweaks (unresolved streaming issues ATM)Josh Blum2011-06-305-16/+28
* b100: removed old impl files, moved async processing to io implJosh Blum2011-06-2911-1294/+54
* b100: got b100 into the properties tree like usrp2Josh Blum2011-06-2919-390/+584
* usrp2: moved impl back into usrp subdirJosh Blum2011-06-2926-4778/+561
* uhd: misc tweaks and also msvc compileJosh Blum2011-06-294-8/+25
* usrp: deleted a bunch on obsoleted files in usrp directoryJosh Blum2011-06-2931-1332/+37
* uhd: implement prop tree usage in utilsJosh Blum2011-06-293-35/+18
* uhd: make sure things are initializedJosh Blum2011-06-295-11/+43
* uhd: properties tweaks and docsJosh Blum2011-06-295-24/+41
* usrp: filled in the to pp string methodJosh Blum2011-06-291-1/+48
* uhd: loopback working on usrp2Josh Blum2011-06-299-35/+149
* uhd: added properties unit tests, use shared ptr<void> in treeJosh Blum2011-06-284-45/+79
* uhd: work getting multi-usrp workingJosh Blum2011-06-285-173/+177
* usrp: fixed core bases (miscalculation)Josh Blum2011-06-285-32/+33
* usrp: got probe working w/ the new property treeJosh Blum2011-06-285-69/+72
* usrp2: filled in missing TODOs and code cleanupJosh Blum2011-06-283-141/+231
* usrp2: init subdev specs and tick ratesJosh Blum2011-06-282-15/+32
* usrp2: fix for new props interfaceJosh Blum2011-06-282-57/+46
* uhd: re-work to make the properties easier to useJosh Blum2011-06-2813-190/+234
* usrp2: restored discovery and most of io_implJosh Blum2011-06-2710-26/+611
* usrp2: added gps ctrl and mboard and gps sensorsJosh Blum2011-06-272-20/+59
* usrp: populate a tree from a subdevJosh Blum2011-06-2710-3/+540
* usrp2: setup many more control objects and xportsJosh Blum2011-06-276-21/+190
* usrp2: work on setting up controllersJosh Blum2011-06-2724-10/+2066
* usrp: filled in rx and tx frontend coresJosh Blum2011-06-265-10/+150
* usrp: created cores for the rx and tx dspJosh Blum2011-06-2610-1/+476
* uhd: added core for time64Josh Blum2011-06-264-1/+194
* usrp: created core controllers for i2c and spi on 100 seriesJosh Blum2011-06-2610-1/+389
* uhd: created uart iface to inherit fromJosh Blum2011-06-252-15/+23
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-16 19:55:32 +0000