summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* usrp-e: use clock control to get clock rate, removed temporary constantJosh Blum2010-10-275-27/+18
|
* usrp-e: implemented fpga loading and compat checkingJosh Blum2010-10-276-27/+94
|
* usrp_e: added support for building fpga image into images MakefileJosh Blum2010-10-271-0/+16
|
* Merge branch 'ue1_rev2' into usrp_e_nextJosh Blum2010-10-2764-215/+3325
|\
| * allow for CS to rise before, at the same time, or after OEMatt Ettus2010-09-241-7/+6
| |
| * better debug pinsMatt Ettus2010-09-232-7/+11
| |
| * watch the ethernet chip select on our debug busMatt Ettus2010-09-233-6/+8
| |
| * fix timing issue on DAC outputs with rev 2. This puts the whole system on a ↵Matt Ettus2010-09-212-50/+25
| | | | | | | | 90 degree phase shift
| * send all gpmc signals to mictorMatt Ettus2010-09-164-0/+201
| |
| * updated pins to match rev2, removed dip switch, etc. seems to compile ok.Matt Ettus2010-09-093-137/+130
| |
| * pins are different on rev2Matt Ettus2010-09-091-264/+4
| |
| * fixed makefile to compile with our new systemMatt Ettus2010-09-071-44/+36
| |
| * add register to tell host about compatibility level and which image we are usingMatt Ettus2010-08-301-5/+14
| |
| * move declaration to make loopback compileMatt Ettus2010-08-271-1/+2
| |
| * Merge branch 'tx_policy' into u1eMatt Ettus2010-08-253-29/+23
| |\ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * tx_policy: (21 commits) clean up DAC inversion and swapping to match schematics Clean up iq swapping on RX. It is now swapped in the top level. widened muxes to 4 bits to match tx side and handle more ADCs in future rx error context packets should not be marked as errors in the fifo added compat number to usrp2 readback mux makefile dependency fix for second expansion provide a way to get out of the error state without processor intervention sequence number reset upon programming streamid attempt at avoiding infinite error messages implemented "next packet" and "next burst" policies sequence errors can happen on start of burst as well. more informative error codes cleaner error handling introduce new error types test mux and gen_context_pkt this is an output file, it shouldn't be checked in insert protocol engine flags when requested move the streamid so it isn't at the same address as clear_state connect the demux fix a typo tx error packets now muxed into the ethernet stream back to the host ... Conflicts: usrp2/top/u2_rev3/u2_core_udp.v
| * \ Merge branch 'u1e_merge' into u1eMatt Ettus2010-08-2512-5605/+340
| |\ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * u1e_merge: no need for protocol headers since we're not doing ethernet match the signal names in this design debug pins cleanup properly integrate the new tx chain catch up with tx_policy
| | * | no need for protocol headers since we're not doing ethernetMatt Ettus2010-08-241-1/+1
| | | |
| | * | match the signal names in this designMatt Ettus2010-08-231-3/+3
| | | |
| | * | debug pins cleanupMatt Ettus2010-08-231-3/+3
| | | |
| | * | properly integrate the new tx chainMatt Ettus2010-08-191-31/+27
| | | |
| | * | catch up with tx_policyMatt Ettus2010-08-1911-5572/+311
| |/ /
| * | attach run_tx and run_rx to ledsMatt Ettus2010-08-171-1/+1
| | |
| * | connect atrMatt Ettus2010-08-171-1/+1
| | |
| * | delay the q channel to make the channels line up on the AD9862Matt Ettus2010-08-171-1/+6
| | |
| * | this is necessary for some reasonMatt Ettus2010-08-131-1/+2
| | |
| * | connect the setting reg to the real clock and resetMatt Ettus2010-08-111-1/+1
| | |
| * | enlarge loopback fifoMatt Ettus2010-08-101-4/+1
| | |
| * | Merge branch 'ise12' into u1eMatt Ettus2010-07-199-45/+163
| |\ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * ise12: move declaration ahead of use put run_tx and run_rx on the displayed LEDs remove warnings add mux and demux to build mux multiple fifo streams into one. Allows priority or round robin split fifo into 2 streams based on first line in each packet precompute udp checksums barely fails timing on gigE/10 and gigE/12, larger fail on udp/10, but all seem to work ok
| * | | make loopback compileMatt Ettus2010-07-141-0/+3
| | | |
| * | | Merge branch 'reload' into u1eMatt Ettus2010-07-092-5/+10
| |\ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | * reload: fix to stop endless error packets updated tests to match new features
| * | | | point to new location for fifosMatt Ettus2010-07-091-1/+1
| | | | |
| * | | | Merge branch 'reload' into u1eMatt Ettus2010-07-081-11/+32
| |\ \ \ \ | | | | | | | | | | | | | | | | | | | | | | | | * reload: error packets are now valid Extension Context packets
| * \ \ \ \ Merge branch 'reload' into u1eMatt Ettus2010-07-071-5/+16
| |\ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | * reload: reload bit for vita rx ctrl
| * \ \ \ \ \ Merge branch 'master' into u1eMatt Ettus2010-07-061-4/+5
| |\ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * master: fix bug which caused serdes fifo to disappear
| * \ \ \ \ \ \ Merge branch 'master' into u1eMatt Ettus2010-06-181-1/+2
| |\ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * master: proper dependency tracking for the makefile
| * | | | | | | | added ability to clear out fifos of tx and rx.Matt Ettus2010-06-173-28/+37
| | | | | | | | |
| * | | | | | | | Merge branch 'master' into u1e_newbuildMatt Ettus2010-06-1442-715/+672
| |\ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Made so Makefile changes as well to get it to build * master: new make works on ise12 produces good bin files first attempt at cleaning up the build system get rid of debug stuff to help timing move u2_core into u2_rev3 directory to simplify directory structure and save headaches Conflicts: usrp2/fifo/fifo36_to_fifo18.v usrp2/top/u2_rev3/Makefile usrp2/top/u2_rev3/Makefile.udp usrp2/top/u2_rev3/u2_core_udp.v
| * | | | | | | | | debug pinsMatt Ettus2010-06-101-3/+6
| | | | | | | | | |
| * | | | | | | | | much bigger fifosMatt Ettus2010-06-101-2/+2
| | | | | | | | | |
| * | | | | | | | | left something out of the sensitivity list.Matt Ettus2010-06-101-1/+1
| | | | | | | | | |
| * | | | | | | | | proper overrun, underrun connections, debug pins.Matt Ettus2010-06-101-4/+8
| | | | | | | | | |
| * | | | | | | | | ignoresMatt Ettus2010-06-081-0/+1
| | | | | | | | | |
| * | | | | | | | | debug pinsMatt Ettus2010-06-083-4/+10
| | | | | | | | | |
| * | | | | | | | | Merge branch 'master' into u1eMatt Ettus2010-06-083-15/+17
| |\ \ \ \ \ \ \ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * master: allow other clock rates in vita time report ise version in build proper name for directory name build directory with ISE version name
| * | | | | | | | | | remove double declarationMatt Ettus2010-06-061-1/+1
| | | | | | | | | | |
| * | | | | | | | | | use fifo19 not fifo18 in makefileMatt Ettus2010-06-061-1/+1
| | | | | | | | | | |
| * | | | | | | | | | added little endian capability for gpmc to fifo and fifo to gpmc, since ARM ↵Matt Ettus2010-06-064-41/+51
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | is LE.
| * | | | | | | | | | get rid of redundant fifo18, since we can just use fifo19 and ignore the occ bitMatt Ettus2010-06-063-44/+6
| | | | | | | | | | |
| * | | | | | | | | | Phil wants gpio #145Matt Ettus2010-06-032-4/+4
| | | | | | | | | | |
| * | | | | | | | | | use same version as usrp2-udp, so regs are same place in memory mapMatt Ettus2010-06-012-2/+2
| | | | | | | | | | |
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-18 04:33:05 +0000