| Commit message (Collapse) | Author | Age | Files | Lines |
|\ |
|
| |\ |
|
| | | |
|
| | | |
|
| | | |
|
| | | |
|
| | | |
|
| | | |
|
| | |
| | |
| | |
| | | |
without debug
|
| | |
| | |
| | |
| | |
| | |
| | |
| | | |
added stack start signal to zpu
removed wb perifs in n210 out of 0-16k
added reset controller for main app
rewire cpu addr line after booted use 0-16k
|
| | | |
|
| |\ \ |
|
| | | | |
|
| | |\ \
| | | | |
| | | | |
| | | | |
| | | | | |
Conflicts:
usrp2/top/u2_rev3/u2_core.v
|
| | | | | |
|
| | | | | |
|
| | | | | |
|
| | | | | |
|
| | | | | |
|
| | | | | |
|
| | |/ /
| |/| | |
|
| | | | |
|
| | | | |
|
| | | | |
|
| | | | |
|
| | | | |
|
| |\ \ \
| | | |/
| | |/|
| | | |
| | | |
| | | | |
Conflicts:
usrp2/top/u2_rev3/Makefile
usrp2/top/u2_rev3/u2_core.v
|
| | |/
| |/| |
|
| | | |
|
| | | |
|
| | | |
|
| | | |
|
| | | |
|
| | | |
|
| | | |
|
| | | |
|
| | |
| | |
| | |
| | | |
udp_wrapper in top level with some fifo conversion stuff
|
| | | |
|
| | |
| | |
| | |
| | | |
module
|
| | | |
|
| | | |
|
| | |
| | |
| | |
| | | |
packet router to be muxed to com out
|
| | |
| | |
| | |
| | | |
inspector check
|
| | | |
|
| | | |
|
| | |
| | |
| | |
| | | |
in crossbar input)
|
| | |
| | |
| | |
| | | |
cpu, dsp, crs
|
| | | |
|
| | | |
|
| | | |
|