summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* usrp2: removed errors='ignore' for burners for py26Josh Blum2012-04-222-2/+2
|
* master: Fixing comments that say SPI is LSB.Ben Hilburn2012-04-181-2/+2
|
* n2x0: card burner fixes for python3.0 and IPv6Josh Blum2012-04-181-3/+5
| | | | | | has_key is not in python3.0, use key in dict put try catch around interface enumeration, might be an ipv6 issue
* usb: do not release recv buffer in wrapperJosh Blum2012-04-171-3/+2
| | | | | | | The actual recv buffer will be automatically released when dereferenced. By releasing this buffer early we allowed for a race condition: Subsequent wrapper buffers that shared the same actual buffer could get their memory filled by new recvd packets from the USB layer.
* recv: only inspect tsf on timestamp error checkJosh Blum2012-04-171-1/+1
|
* convert: give SIMD conversions prio over tableJosh Blum2012-04-161-2/+2
| | | | | | | | given performance benchmarks involving the converter, when the driver is also doing other things sc8 conversions will still involve tables since no SIMD implementations exist yet
* cmake: UHDVersion.cmake gets rid of git commit number if 'release' is ↵Nicholas Corgan2012-04-131-1/+5
| | | | specified in UHD_RELEASE_MODE
* utils: card/net burner string decodeJosh Blum2012-04-122-2/+2
|
* uhd: bumped version num to 3.4.1 for releaserelease_003_004_001Josh Blum2012-04-101-1/+1
|
* Merge branch 'fpga_maint' into maintJosh Blum2012-04-095-6/+6
|\
| * vita: moved clear register to overlap with nchan registerJosh Blum2012-04-095-6/+6
| | | | | | | | | | | | | | | | | | | | | | | | This fixes the bug where setting the format clears the vita RX. This is only an issue when the noclear option is set by UHD, because the format register is always so, so it always clears. Note: noclear is there to support the backwards compat API (pre streamer). Now, numchans and clear overlap. This is ok because in the host code, clear and numchans are always used together. All timing meets on N2xx and USRP2.
* | dsp: clear register now overlaps with numchan register.Josh Blum2012-04-091-4/+2
| | | | | | | | This fixes the bug of unwanted clearing when setting format.
* | usrp: fix set_clock_config typo for external and mimo clock refJosh Blum2012-04-061-2/+2
| | | | | | | | | | | | This is a typo in the set_clock_config implementation. However, the enum values are the same, so this would not cause a bug. Fixed although set_clock_config is a deprecated interface.
* | Merge branch 'fpga_maint' into maintJosh Blum2012-04-022-5/+5
|\|
| * b100: fix slave fifo data xfer exit conditionJosh Blum2012-04-012-5/+5
| | | | | | | | | | | | | | When exiting the read/write data state, when the transfer count maxes out/peaks, the fifo read/write signals were getting this condition the cycle after with the state change.
* | examples: fix bsd compilation for network relay exampleJosh Blum2012-04-011-3/+3
| | | | | | | | | | | | | | Fixes compilation on platforms that dont have one of the OS defines by providing #else case for rx_dsp_buff_size constant. This also makes OSX the special case and assumes other OS can handle the large RX socket buffer size.
* | usrp1: stop threads in deconstructorJosh Blum2012-03-293-4/+10
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Its important to stop the threads before we let the other smart point objects naturally deconstruct to avoid thread-based race conditions. The attempt to deconstruct the tree and soft time ctrl had a bug because the tree had references in subtrees within the dboard manager class. Rather than continue to fix this method and deconstruct the tree to free up soft time ctrl, it seems simpler to just stop the thread in soft time ctrl, and then let it naturally deconstruct later by ref count.
* | cmake: Binaries give notification before installing or uninstalling UHD. ↵Nicholas Corgan2012-03-294-1/+5
| | | | | | | | Better to give an output than just an empty pause.
* | dbsrx: limit the USRP1 + DBSRX GPIO clock rate to 4MHzJosh Blum2012-03-261-1/+8
| | | | | | | | | | This fixes the lockup/clocking condition when the following hw combo is used: USRP1 r4.5 + DBSRX + another i2c board
* | usrp2: possible fix for invalid broadcast repliesJosh Blum2012-03-261-3/+17
| |
* | Merge branch 'fpga_maint' into maintJosh Blum2012-03-264-85/+92
|\|
| * B100: port cleanups from b100-txbug to this branchNick Foster2012-03-262-28/+21
| |
| * fpga: fifo_2clock handles widths and sizes in-between corgensJosh Blum2012-03-251-21/+23
| |
| * b100: cleanup redundant logic for slwr and slrdJosh Blum2012-03-251-2/+2
| |
| * b100: extra data pktend cycle for fifo addrJosh Blum2012-03-251-2/+8
| |
| * b100: slave fifo fix for dst/src ready signalsJosh Blum2012-03-242-35/+41
| | | | | | | | | | | | | | | | Some of the changes my be overkill, but the idea is to be more careful about allowing FIFO IO to occur on transitions. The cal app was able to complete successfully.
* | uhd: use release mode and git count for stable and unstable buildsJosh Blum2012-03-261-22/+28
| |
* | Changes preinst.in to 'echo' instead of 'ls'Nicholas Corgan2012-03-231-1/+1
| |
* | usrp: fix for rx_frontend_core_200 dc offsetJosh Blum2012-03-231-3/+4
| | | | | | | | | | Mask off upper bits when setting a constant offset (I and Q regs). The sign bits (if negative) can flow off into the flags field.
* | usrp: fix typo for user setting regJosh Blum2012-03-211-1/+1
| |
* | docs: whitespace fixing usrp2 docsrelease_003_004_000Josh Blum2012-03-211-2/+3
| |
* | uhd: add calls to query an ABI compat stringJosh Blum2012-03-212-2/+20
| |
* | usrp2: fw unlocks when ICMP dest unreachableJosh Blum2012-03-211-1/+4
| |
* | Added alternative Docutils install method to UHD docsNicholas Corgan2012-03-191-0/+4
| |
* | Disabling the SBX mixer and baseband amp causes griefJason Abele2012-03-161-1/+1
| | | | | | | | | | Some ADA4927 / AD5380 combinations do not appreciate being disabled, so lets not disable them
* | tx_bursts: set EOB on nsamps <= spbNick Foster2012-03-161-1/+1
| |
* | docs: Just added a couple of clarifying notes to the N2Xx docs.Ben Hilburn2012-03-161-0/+27
| |
* | B100: enable_gpif(0) disables FIFO output clock on FX2. this prevents the ↵Nick Foster2012-03-162-4/+4
| | | | | | | | "stuffing zeroes" problem and improves transport reliability.
* | usrp: fix from "rev iq correction"Josh Blum2012-03-163-6/+6
| | | | | | | | Must zero out the default IQ correction to have zero effect by default.
* | n2x0: adjustment for phase delay over mimo cableJosh Blum2012-03-141-1/+1
| |
* | uhd: make atlbase options for msvc buildJosh Blum2012-03-142-4/+16
| |
* | uhd: rev iq correction numbers formatJosh Blum2012-03-146-52/+15
| |
* | Add a toolchain file to build cross using e100 toolchain.Philip Balister2012-03-131-0/+20
| | | | | | | | | | | | | | | | | | | | | | This appears to build uhd cross using my toolchain. Run cmake with: cmake -DCMAKE_TOOLCHAIN_FILE=../cmake/Toolchains/arm_cortex_a8_cross.cmake \ -DENABLE_E100=ON -DENABLE_USRP_E_UTILS=TRUE ../ It does not detect orc properly. Signed-off-by: Philip Balister <philip@opensdr.com>
* | For Windows installers, CMake checks the size of void* to differentiate ↵Nicholas Corgan2012-03-131-1/+7
| | | | | | | | between Windows x86 and x64.
* | Merge branch 'fpga_master'Josh Blum2012-03-129-13/+16
|\|
| * fpga: force -include_global for custom sourcesJosh Blum2012-03-129-13/+16
| | | | | | | | | | | | | | | | ISE will not recognize custom sources as part of the hierarchy, and thus will not compile (unless its the first macro...). Remove custom sources from the source list, and specially add them with the -include_global option.
* | usrp: fix wildcard set for time/clock sourceJosh Blum2012-03-121-2/+2
| |
* | uhd: added fullscale option stream argJosh Blum2012-03-113-1/+10
| |
* | Make DBSRX* set default bandwidth based on codec rateJason Abele2012-03-112-2/+7
| |
* | Fix RSSI measurementJason Abele2012-03-113-19/+4
| | | | | | | | | | | | Improve incorrect calculation in XCVR Remove RFX rssi sensor due to limited dynamic range giving strange results
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 20:46:51 +0000