summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* minor changes to get it to synthesizeMatt Ettus2010-04-132-1/+4
|
* lengthened delay between cycles, added more transactions on the data busMatt Ettus2010-04-121-2/+7
|
* replaced ram interface with a fifo interface. still need to do rx sideMatt Ettus2010-04-123-120/+117
|
* split out gpmc to wishbone interface to make gpmc top level cleanerMatt Ettus2010-04-121-0/+57
|
* added 16-bit wide atr controllerMatt Ettus2010-04-015-47/+117
| | | | | settings_bus_16 now handles variable address window sizes split ctrl of nsgpio into ctrl (selector) and debug bits
* 16 bit wide spi coreMatt Ettus2010-03-271-0/+182
|
* connect up the 16 bit spi coreMatt Ettus2010-03-262-5/+4
|
* remove timescale junkMatt Ettus2010-03-265-21/+19
| | | | | | | | get rid of asynchronous resets fix spelling error corrected comment
* connect 2 clock gen controls and 3 status pins to the wishbone so they can ↵Matt Ettus2010-03-263-8/+26
| | | | be read/controlled from SW
* Merge branch 'udp' into u1eMatt Ettus2010-03-2532-132/+2545
|\
| * Merge branch 'master' into udpMatt Ettus2010-03-25221-3/+27520
| |\
| * | moved fifos around, now easier to see where they are and how bigMatt Ettus2010-03-252-17/+30
| | |
| * | bigger fifo on UDP TX path, to possibly fix overruns on decim=4Matt Ettus2010-03-241-2/+11
| | |
| * | Xilinx ISE is incorrectly parsing the verilog case statement, this is a ↵Matt Ettus2010-03-241-1/+7
| | | | | | | | | | | | workaround
| * | pps and vita time debug pinsMatt Ettus2010-03-231-3/+6
| | |
| * | ignore emacs backup filesMatt Ettus2010-03-231-0/+1
| | |
| * | more debug for fixing E'sMatt Ettus2010-03-102-6/+13
| | |
| * | better debug pins for going after cascading E'sMatt Ettus2010-03-101-1/+5
| | |
| * | copy in wrong placeMatt Ettus2010-03-101-60/+0
| | |
| * | copied over from quad radioMatt Ettus2010-02-081-0/+60
| | |
| * | Merge commit '8d19387a8642caf74179bdcb7eddf1936f473e53' into udpMatt Ettus2010-01-255-34/+103
| |\ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | Merge latest VRT changes into UDP branch. Merged from 1 behind the head of VRT because the head moved things around and confused git Conflicts: usrp2/timing/time_64bit.v usrp2/top/u2_core/u2_core.v
| | * | speed up timing by ignoring the too_early error. We'll need to FIXME this laterMatt Ettus2010-01-191-2/+5
| | | |
| | * | Added set time and set time at next pps. Removed the old sync pps commands, ↵Josh Blum2010-01-181-2/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | they dont make sense to use anymore. Replaced the mimo config with clock config. The clock config handles the pps and the reference. Modified the memory map and internal calls to reflect the fpga changes.
| | * | moved around regs, added a bit to allow for alternate PPS sourceMatt Ettus2010-01-181-4/+10
| | | |
| | * | remove time_sync and master_timer.Matt Ettus2010-01-183-22/+82
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Master timer replaced with simple_timer which needs new memory map and control functions. it allows onetime and periodic interrupts. Copied from quad_radio time_sync functionality will go in time_64bit. Right now it only does external SMA connector, not mimo connector
| | * | allow setting time immediately in cases where there is no external pps inputMatt Ettus2010-01-181-4/+5
| | | |
| | * | allow processor to read back vrt time over readback muxMatt Ettus2010-01-181-2/+2
| | | |
| | * | proper time sync to ppsMatt Ettus2010-01-182-5/+30
| | | |
| * | | just debug pin changesMatt Ettus2010-01-252-1/+12
| | | |
| * | | typo caused the tx udp chain to be disconnectedMatt Ettus2010-01-231-1/+1
| | | |
| * | | moved into subdirJosh Blum2010-01-22661-491/+0
| | | |
| * | | should fix the endless packet bugMatt Ettus2010-01-181-1/+3
| | | |
| * | | yet another typoMatt Ettus2010-01-151-1/+1
| | | |
| * | | yet more debug linesMatt Ettus2010-01-152-4/+9
| | | |
| * | | typoMatt Ettus2010-01-151-1/+1
| | | |
| * | | add debug pins to find the problem with lost eof in the udp coreMatt Ettus2010-01-151-2/+2
| | | |
| * | | try a width that works...Matt Ettus2010-01-141-1/+2
| | | |
| * | | try proper resetMatt Ettus2010-01-141-1/+1
| | | |
| * | | forgot to declare wireMatt Ettus2010-01-141-1/+3
| | | |
| * | | debug stateMatt Ettus2010-01-143-5/+12
| | | |
| * | | empty file, it is actually located in the control directoryMatt Ettus2010-01-141-0/+0
| | | |
| * | | make it match the 36 bit wide versionMatt Ettus2010-01-142-6/+8
| | | |
| * | | better debug pinsMatt Ettus2010-01-052-9/+9
| | | |
| * | | more typo fixes.Matt Ettus2010-01-051-3/+3
| | | |
| * | | typo fixMatt Ettus2010-01-051-1/+1
| | | |
| * | | actually connect the ports -- why this isn't flagged as an error I'll never knowMatt Ettus2010-01-051-3/+8
| | | |
| * | | place udp core in the memory spaceMatt Ettus2010-01-052-9/+12
| | | |
| * | | Merge branch 'wip/usrp2' of http://gnuradio.org/git/matt into wip/usrp2Josh Blum2010-01-052-5/+30
| |\ \ \
| | * | | proper time sync to ppsMatt Ettus2009-12-222-5/+30
| | |/ /
| * | | Merge branch 'udp' of http://gnuradio.org/git/matt into wip/usrp2Josh Blum2010-01-0513-49/+1073
| |\ \ \ | | |/ / | |/| | | | | | | | | | Conflicts: usrp2/fpga/top/u2_rev3/Makefile
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-18 03:47:00 +0000