summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| | | * added comments, removed dead codematt2007-03-201-10/+6
| | | * Refactored FPGA *.vh files. Moved common pieces to toplevel/include.eb2007-03-0519-351/+145
| | | * Add new standard configuration for 1 RX w/ half-band, 1 TXeb2007-03-033-1/+75
| | | * updated qsf file to Quartus 6.1. No semantic changeseb2007-03-031-11/+11
| | | * fixed commenteb2007-02-261-1/+1
| | | * fixed commenteb2007-02-261-1/+1
| | | * Applied patch from Brett Trotter that stuffs zeros into the head of the tx si...eb2007-01-176-11/+11
| | | * removed unused/out-of-date bus_interface.veb2007-01-142-214/+0
| | | * latest version of quartusmatt2006-11-201-1/+1
| | | * optimized halfband coefficients, courtesy of Larry Doolittlematt2006-11-011-8/+8
| | | * Partial fix for ticket:81jcorgan2006-10-041-0/+1
| | | * New rbfs. These were compiled using Quartus 6.0 sp1 and include the post-ADC...eb2006-09-274-0/+0
| | | * Updated FSF address in all files. Fixes ticket:51eb2006-09-1352-57/+57
| | | * Houston, we have a trunk.jcorgan2006-08-03171-0/+23027
| | * Moved usrp2 fpga files into usrp2 subdir.Josh Blum2010-01-22641-491/+0
| * | moved fifos around, now easier to see where they are and how bigMatt Ettus2010-03-252-17/+30
| * | bigger fifo on UDP TX path, to possibly fix overruns on decim=4Matt Ettus2010-03-241-2/+11
| * | Xilinx ISE is incorrectly parsing the verilog case statement, this is a worka...Matt Ettus2010-03-241-1/+7
| * | pps and vita time debug pinsMatt Ettus2010-03-231-3/+6
| * | ignore emacs backup filesMatt Ettus2010-03-231-0/+1
| * | more debug for fixing E'sMatt Ettus2010-03-102-6/+13
| * | better debug pins for going after cascading E'sMatt Ettus2010-03-101-1/+5
| * | copy in wrong placeMatt Ettus2010-03-101-60/+0
| * | copied over from quad radioMatt Ettus2010-02-081-0/+60
| * | Merge commit '8d19387a8642caf74179bdcb7eddf1936f473e53' into udpMatt Ettus2010-01-255-34/+103
| |\ \
| | * | speed up timing by ignoring the too_early error. We'll need to FIXME this laterMatt Ettus2010-01-191-2/+5
| | * | Added set time and set time at next pps. Removed the old sync pps commands, t...Josh Blum2010-01-181-2/+2
| | * | moved around regs, added a bit to allow for alternate PPS sourceMatt Ettus2010-01-181-4/+10
| | * | remove time_sync and master_timer.Matt Ettus2010-01-183-22/+82
| | * | allow setting time immediately in cases where there is no external pps inputMatt Ettus2010-01-181-4/+5
| | * | allow processor to read back vrt time over readback muxMatt Ettus2010-01-181-2/+2
| | * | proper time sync to ppsMatt Ettus2010-01-182-5/+30
| * | | just debug pin changesMatt Ettus2010-01-252-1/+12
| * | | typo caused the tx udp chain to be disconnectedMatt Ettus2010-01-231-1/+1
| * | | moved into subdirJosh Blum2010-01-22661-491/+0
| * | | should fix the endless packet bugMatt Ettus2010-01-181-1/+3
| * | | yet another typoMatt Ettus2010-01-151-1/+1
| * | | yet more debug linesMatt Ettus2010-01-152-4/+9
| * | | typoMatt Ettus2010-01-151-1/+1
| * | | add debug pins to find the problem with lost eof in the udp coreMatt Ettus2010-01-151-2/+2
| * | | try a width that works...Matt Ettus2010-01-141-1/+2
| * | | try proper resetMatt Ettus2010-01-141-1/+1
| * | | forgot to declare wireMatt Ettus2010-01-141-1/+3
| * | | debug stateMatt Ettus2010-01-143-5/+12
| * | | empty file, it is actually located in the control directoryMatt Ettus2010-01-141-0/+0
| * | | make it match the 36 bit wide versionMatt Ettus2010-01-142-6/+8
| * | | better debug pinsMatt Ettus2010-01-052-9/+9
| * | | more typo fixes.Matt Ettus2010-01-051-3/+3
| * | | typo fixMatt Ettus2010-01-051-1/+1
| * | | actually connect the ports -- why this isn't flagged as an error I'll never knowMatt Ettus2010-01-051-3/+8
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-16 11:54:40 +0000