summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* tx error packets now muxed into the ethernet stream back to the hostMatt Ettus2010-07-284-47/+66
* checkpoint. New context packet generator to report underruns and other errorsMatt Ettus2010-07-282-0/+107
* move declaration ahead of useMatt Ettus2010-07-191-5/+5
* put run_tx and run_rx on the displayed LEDsMatt Ettus2010-07-191-3/+4
* remove warningsMatt Ettus2010-07-162-3/+3
* add mux and demux to buildMatt Ettus2010-07-151-0/+2
* mux multiple fifo streams into one. Allows priority or round robinMatt Ettus2010-07-151-0/+57
* split fifo into 2 streams based on first line in each packetMatt Ettus2010-07-151-0/+50
* Merge branch 'reload' into ise12Matt Ettus2010-07-154-22/+59
|\
| * fix to stop endless error packetsMatt Ettus2010-07-091-2/+2
| * updated tests to match new featuresMatt Ettus2010-07-092-4/+9
| * error packets are now valid Extension Context packetsMatt Ettus2010-07-081-11/+32
| * reload bit for vita rx ctrlJosh Blum2010-07-051-5/+16
* | Merge branch 'ise12' of ettus.sourcerepo.com:ettus/fpgapriv into ise12Matt Ettus2010-07-120-0/+0
|\ \
| * | Merge branch 'master' into ise12Matt Ettus2010-07-051-4/+5
| |\|
* | | Merge branch 'master' into ise12Matt Ettus2010-07-121-4/+5
|\ \ \ | |/ / |/| / | |/
| * fix bug which caused serdes fifo to disappearMatt Ettus2010-07-031-4/+5
* | Merge branch 'master' into ise12Matt Ettus2010-06-181-1/+2
|\|
| * proper dependency tracking for the makefileMatt Ettus2010-06-181-1/+2
* | precompute udp checksumsMatt Ettus2010-06-151-5/+14
* | barely fails timing on gigE/10 and gigE/12, larger fail on udp/10, but allMatt Ettus2010-06-147-275/+390
|/
* new make works on ise12Matt Ettus2010-06-141-1/+7
* produces good bin filesMatt Ettus2010-06-114-57/+31
* first attempt at cleaning up the build systemMatt Ettus2010-06-1038-422/+583
* get rid of debug stuff to help timingMatt Ettus2010-06-081-7/+16
* move u2_core into u2_rev3 directory to simplify directory structure and save ...Matt Ettus2010-06-085-46/+2
* allow other clock rates in vita timeMatt Ettus2010-06-081-13/+15
* report ise version in buildMatt Ettus2010-06-071-1/+1
* proper name for directoryMatt Ettus2010-06-071-1/+1
* name build directory with ISE version nameMatt Ettus2010-06-071-1/+1
* non-udp uses a different address for the tx dsp coreMatt Ettus2010-05-271-1/+1
* manual merge to use localparams from udp versionMatt Ettus2010-05-271-4/+23
* from UDP branch, changed names because I want these separate from the non-udp...Matt Ettus2010-05-273-0/+1321
* ignore output filesMatt Ettus2010-05-271-0/+2
* new files from udp branch added to main MakefileMatt Ettus2010-05-271-1/+19
* Merge branch 'udp' into master_merge_take2Matt Ettus2010-05-2730-67/+2257
|\
| * better test program for just the tx sideMatt Ettus2010-05-191-163/+63
| * fix typo, no functionality differenceMatt Ettus2010-05-191-1/+1
| * Merge branch 'master' into udpMatt Ettus2010-05-18224-329/+19
| |\ | |/ |/|
* | get rid of some warnings by declaring setting reg widthMatt Ettus2010-05-181-8/+8
* | added width parameter to avoid warnings (thanks IJB) and default value parameterMatt Ettus2010-05-181-3/+5
* | added pragmas suggested by Ian Buckley to help ISE12 synthesisMatt Ettus2010-05-181-3/+6
* | get rid of old CVS linkageMatt Ettus2010-05-18221-315/+0
* | settings bus to dsp_clk now uses clock crossing fifoMatt Ettus2010-05-162-8/+15
| * ignoresMatt Ettus2010-05-181-1/+1
| * Merge branch 'master' into udp, removes u2_rev1, rev2Matt Ettus2010-05-1310-2076/+0
| |\ | |/ |/|
* | remove files for old prototypes, they were confusing peopleMatt Ettus2010-05-1310-2076/+0
* | revert commit 9899b81f920 which should have improved timing but didn'tMatt Ettus2010-05-131-5/+13
| * move dsp settings regs to reclocked setting bus. Works, gets us to within 18...Matt Ettus2010-05-122-12/+19
| * reverting logic clean up which should have made timing better, but made it wo...Matt Ettus2010-05-111-5/+12
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-16 10:50:27 +0000