| Commit message (Expand) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | | * | | usrp2: documented LED E | Josh Blum | 2010-10-28 | 1 | -1/+1 | |
| | | * | | uhd: change python module check descriptions to use words | Josh Blum | 2010-10-28 | 1 | -2/+2 | |
| | | * | | uhd: added to python module check macro, move check to lib dir | Josh Blum | 2010-10-28 | 2 | -14/+30 | |
| * | | | | usrp_e: use the transport to calculate the max spp (with a fix to init the xp... | Josh Blum | 2010-11-09 | 2 | -11/+3 | |
| * | | | | usrp_e : Unload the module before loading the FPGA. Reload after the fpga is ... | Philip Balister | 2010-11-09 | 2 | -2/+10 | |
| * | | | | usrp_e : Fix register definitions for COMPAT and others. | Philip Balister | 2010-11-04 | 1 | -1/+3 | |
| * | | | | usrp_e: Comment out fpga loading until we unload module during load. | Philip Balister | 2010-11-04 | 1 | -1/+2 | |
| * | | | | Merge remote branch 'origin/usrp_e_next' into usrp_e_next | Philip Balister | 2010-11-04 | 194 | -2958/+9736 | |
| |\ \ \ \ | ||||||
| | * \ \ \ | Merge branch 'next' into usrp_e_next | Josh Blum | 2010-10-27 | 9 | -146/+120 | |
| | |\ \ \ \ | | | |/ / | | |/| | | ||||||
| | | * | | | uhd: removed dilv in rx files examples | Josh Blum | 2010-10-27 | 2 | -14/+0 | |
| | | * | | | uhd: added rx samples to udp example, cleaned up other examples, added gain o... | Josh Blum | 2010-10-27 | 5 | -36/+187 | |
| | | * | | | uhd: added rx to file example, simplified cmake file for examples | Josh Blum | 2010-10-27 | 2 | -26/+162 | |
| | | * | | | usrp: added to subdev spec comments/docs | Josh Blum | 2010-10-27 | 1 | -3/+8 | |
| | | * | | | usrp: added a time sync check for multi usrp | Josh Blum | 2010-10-27 | 2 | -0/+17 | |
| | * | | | | usrp-e: use clock control to get clock rate, removed temporary constant | Josh Blum | 2010-10-27 | 5 | -27/+18 | |
| | * | | | | usrp-e: implemented fpga loading and compat checking | Josh Blum | 2010-10-27 | 6 | -27/+94 | |
| | * | | | | usrp_e: added support for building fpga image into images Makefile | Josh Blum | 2010-10-27 | 1 | -0/+16 | |
| | * | | | | Merge branch 'ue1_rev2' into usrp_e_next | Josh Blum | 2010-10-27 | 64 | -215/+3325 | |
| | |\ \ \ \ | ||||||
| | | * | | | | allow for CS to rise before, at the same time, or after OE | Matt Ettus | 2010-09-24 | 1 | -7/+6 | |
| | | * | | | | better debug pins | Matt Ettus | 2010-09-23 | 2 | -7/+11 | |
| | | * | | | | watch the ethernet chip select on our debug bus | Matt Ettus | 2010-09-23 | 3 | -6/+8 | |
| | | * | | | | fix timing issue on DAC outputs with rev 2. This puts the whole system on a ... | Matt Ettus | 2010-09-21 | 2 | -50/+25 | |
| | | * | | | | send all gpmc signals to mictor | Matt Ettus | 2010-09-16 | 4 | -0/+201 | |
| | | * | | | | updated pins to match rev2, removed dip switch, etc. seems to compile ok. | Matt Ettus | 2010-09-09 | 3 | -137/+130 | |
| | | * | | | | pins are different on rev2 | Matt Ettus | 2010-09-09 | 1 | -264/+4 | |
| | | * | | | | fixed makefile to compile with our new system | Matt Ettus | 2010-09-07 | 1 | -44/+36 | |
| | | * | | | | add register to tell host about compatibility level and which image we are using | Matt Ettus | 2010-08-30 | 1 | -5/+14 | |
| | | * | | | | move declaration to make loopback compile | Matt Ettus | 2010-08-27 | 1 | -1/+2 | |
| | | * | | | | Merge branch 'tx_policy' into u1e | Matt Ettus | 2010-08-25 | 3 | -29/+23 | |
| | | |\ \ \ \ | ||||||
| | | * \ \ \ \ | Merge branch 'u1e_merge' into u1e | Matt Ettus | 2010-08-25 | 12 | -5605/+340 | |
| | | |\ \ \ \ \ | ||||||
| | | | * | | | | | no need for protocol headers since we're not doing ethernet | Matt Ettus | 2010-08-24 | 1 | -1/+1 | |
| | | | * | | | | | match the signal names in this design | Matt Ettus | 2010-08-23 | 1 | -3/+3 | |
| | | | * | | | | | debug pins cleanup | Matt Ettus | 2010-08-23 | 1 | -3/+3 | |
| | | | * | | | | | properly integrate the new tx chain | Matt Ettus | 2010-08-19 | 1 | -31/+27 | |
| | | | * | | | | | catch up with tx_policy | Matt Ettus | 2010-08-19 | 11 | -5572/+311 | |
| | | |/ / / / / | ||||||
| | | * | | | | | attach run_tx and run_rx to leds | Matt Ettus | 2010-08-17 | 1 | -1/+1 | |
| | | * | | | | | connect atr | Matt Ettus | 2010-08-17 | 1 | -1/+1 | |
| | | * | | | | | delay the q channel to make the channels line up on the AD9862 | Matt Ettus | 2010-08-17 | 1 | -1/+6 | |
| | | * | | | | | this is necessary for some reason | Matt Ettus | 2010-08-13 | 1 | -1/+2 | |
| | | * | | | | | connect the setting reg to the real clock and reset | Matt Ettus | 2010-08-11 | 1 | -1/+1 | |
| | | * | | | | | enlarge loopback fifo | Matt Ettus | 2010-08-10 | 1 | -4/+1 | |
| | | * | | | | | Merge branch 'ise12' into u1e | Matt Ettus | 2010-07-19 | 9 | -45/+163 | |
| | | |\ \ \ \ \ | ||||||
| | | * | | | | | | make loopback compile | Matt Ettus | 2010-07-14 | 1 | -0/+3 | |
| | | * | | | | | | Merge branch 'reload' into u1e | Matt Ettus | 2010-07-09 | 2 | -5/+10 | |
| | | |\ \ \ \ \ \ | ||||||
| | | * | | | | | | | point to new location for fifos | Matt Ettus | 2010-07-09 | 1 | -1/+1 | |
| | | * | | | | | | | Merge branch 'reload' into u1e | Matt Ettus | 2010-07-08 | 1 | -11/+32 | |
| | | |\ \ \ \ \ \ \ | ||||||
| | | * \ \ \ \ \ \ \ | Merge branch 'reload' into u1e | Matt Ettus | 2010-07-07 | 1 | -5/+16 | |
| | | |\ \ \ \ \ \ \ \ | ||||||
| | | * \ \ \ \ \ \ \ \ | Merge branch 'master' into u1e | Matt Ettus | 2010-07-06 | 1 | -4/+5 | |
| | | |\ \ \ \ \ \ \ \ \ | ||||||
| | | * \ \ \ \ \ \ \ \ \ | Merge branch 'master' into u1e | Matt Ettus | 2010-06-18 | 1 | -1/+2 | |
| | | |\ \ \ \ \ \ \ \ \ \ | ||||||
| | | * | | | | | | | | | | | added ability to clear out fifos of tx and rx. | Matt Ettus | 2010-06-17 | 3 | -28/+37 | |
 |
index : uhd | |
| Ettus' UHD Repository |
| summaryrefslogtreecommitdiffstats |