summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* packet_router: use BRAM enables to perform pipelined readsJosh Blum2010-11-231-26/+21
|
* packet_router: use control register bit for master mode flagJosh Blum2010-11-231-2/+1
|
* packet_router: removed unused status words from readback muxJosh Blum2010-11-231-3/+3
|
* packet_router: swapped comm mux for a crossbar, serdes crossbar out now ↵Josh Blum2010-11-231-27/+62
| | | | muxed into the comm output
* packet_router: used registered valid signal for BRAM read cycle delayJosh Blum2010-11-231-16/+15
|
* packet_router: created dsp framer for rx pathJosh Blum2010-11-231-6/+100
|
* packet_router: added lines for com crossbar and com output muxJosh Blum2010-11-231-13/+35
|
* packet_router: fixed swapped connection typo, dsp tx routing worksJosh Blum2010-11-231-2/+3
|
* packet_router: collapsed inspector states, fixed terminology for cpu inp vs outJosh Blum2010-11-231-163/+161
|
* packet_router: some tweaks, dsp output routing seems to work but has wrong ↵Josh Blum2010-11-231-4/+10
| | | | offset
* packet_router: added all input/output signals to module, created the comm ↵Josh Blum2010-11-232-6/+22
| | | | muxes (in and out)
* packet_router: created com signals (device IO lines that may be ethernet or ↵Josh Blum2010-11-231-79/+100
| | | | serdes)
* packet_router: created inspector and added dsp output (however inspection ↵Josh Blum2010-11-232-4/+134
| | | | logic does not enable it yet)
* packet_router: connected and created CPU read from interface (slow path in ↵Josh Blum2010-11-231-47/+153
| | | | place)
* packet_router: created nearly empty router with eth in attached to mapped memoryJosh Blum2010-11-233-19/+135
|
* packets are shorter now, so we need to tell the udp state machine that...Matt Ettus2010-11-231-1/+1
|
* no need for second sequence number anymore. Each dsp tx chainMatt Ettus2010-11-212-11/+8
| | | | generates its own flow control packets now.
* shouldn't be executableMatt Ettus2010-11-201-0/+0
|
* modernize the testbenchMatt Ettus2010-11-191-18/+30
|
* get rid of extraneous U messages when we actually had an ACKMatt Ettus2010-11-182-7/+10
|
* fix problem with consecutive timed packets on txMatt Ettus2010-11-181-2/+0
|
* simplify time comparison to speed up logic and meet fpga timingMatt Ettus2010-11-132-4/+27
|
* we're still on version 12.1Matt Ettus2010-11-132-2/+2
|
* Add flow control and other small vrt fixes to u2p, minor cleanupsMatt Ettus2010-11-112-34/+38
|
* reset properlyMatt Ettus2010-11-111-0/+1
|
* compiles with new file locationsMatt Ettus2010-11-111-1/+1
|
* handle zero-length packets properlyMatt Ettus2010-11-113-55/+76
|
* clear out the vita tx chain and the tx fifo. need to check the fifoMatt Ettus2010-11-115-24/+25
| | | | reset to make sure it is in the correct clock domain.
* added ability to truly clear out the entire rx chain. also removed old ↵Matt Ettus2010-11-113-29/+27
| | | | style fifo in rx.
* gray code address for emiMatt Ettus2010-11-111-1/+7
|
* fifo randomizer for emiMatt Ettus2010-11-115-4/+108
|
* now handles frames larger than the vita packet (i.e. with padding)Matt Ettus2010-11-111-6/+16
|
* don't clear out following packets on an eob ackMatt Ettus2010-11-111-1/+1
|
* don't flag an error on eob ackMatt Ettus2010-11-111-1/+1
|
* proper triggering for interrupts generated on the dsp_clkMatt Ettus2010-11-111-1/+8
|
* cleanup for 32 bit seqnumMatt Ettus2010-11-111-4/+3
|
* increase compatibility number for flow controlMatt Ettus2010-11-111-1/+1
|
* switch to 32 bit sequence numbers. Will wrap in ~15 hours at max rateMatt Ettus2010-11-113-14/+16
|
* send message on eob to ack the end of transmissionMatt Ettus2010-11-111-1/+6
|
* typo which isn't caught by xilinxMatt Ettus2010-11-111-1/+1
|
* separated flow control and error reporting on tx path. should work with and ↵Matt Ettus2010-11-114-25/+43
| | | | without flow control
* go to the correct stateMatt Ettus2010-11-111-3/+3
|
* add a fifo to the end of the mux to help in timing.Matt Ettus2010-11-111-6/+13
|
* add trigger to makefileMatt Ettus2010-11-111-0/+1
|
* assign setting reg addressesMatt Ettus2010-11-111-2/+2
|
* declarationsMatt Ettus2010-11-111-2/+3
|
* checkpoint in flow control packet generationMatt Ettus2010-11-115-42/+147
|
* these got dropped during the rebaseMatt Ettus2010-11-114-31/+37
|
* Removed 'ifdef for second DCM that was a deign idea for external SRAM on ↵Ian Buckley2010-11-111-49/+4
| | | | | | u2plus. Hardcoded -90 degree clcok from first DCM as final solution
* 1) Created new FIFO IP in Coregen. 512x36 dual clcok FIFO with programable ↵Ian Buckley2010-11-1111-11/+555
| | | | | | full watermark 2) Put larger FIFO on output of u2plus extramfifo that is compatable with u2_rev3 EMI fixes.
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-18 21:40:10 +0000