| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Fix typo in usage message. | Philip Balister | 2011-02-08 | 1 | -1/+1 |
| | | |||||
| * | Merge branch 'fpga_next' into usrp_e100_devel | Josh Blum | 2011-02-08 | 2 | -29/+57 |
| |\ | |||||
| | * | separate clear for tx and rx, and add a global reset from the host | Matt Ettus | 2011-02-02 | 1 | -10/+19 |
| | | | |||||
| | * | usrp-e100: added missing newfifo files to list, added missing signals for timed | Josh Blum | 2011-01-26 | 2 | -1/+7 |
| | | | |||||
| | * | usrp-e100: added 32bit test read/write register, fixes to get building | Josh Blum | 2011-01-25 | 1 | -7/+17 |
| | | | |||||
| | * | reorganized u1e register space to make room for 64 settingregs | Matt Ettus | 2011-01-25 | 1 | -12/+15 |
| | | | |||||
| * | | usrp-e100: notes on unbricking/clock reovery | Josh Blum | 2011-02-08 | 1 | -0/+14 |
| | | | |||||
| * | | usrp-e100: tweak for clock control register calculation, works better | Josh Blum | 2011-01-27 | 1 | -30/+33 |
| | | | |||||
| * | | usrp-e100: reverted clockgen config + tweaks, its working | Josh Blum | 2011-01-27 | 2 | -110/+105 |
| | | | |||||
| * | | usrp-e100: added passthrough to images makefile, tweaks to usrp-e-utility | Josh Blum | 2011-02-03 | 3 | -10/+29 |
| | | | |||||
| * | | usrp-e100: changes for global reset and non-zero sids on rx | Josh Blum | 2011-01-22 | 4 | -10/+33 |
| | | | |||||
| * | | usrp-e100: combined clkconfig and fpga downloader into usrp-e-utility, ↵ | Josh Blum | 2011-01-31 | 7 | -321/+126 |
| | | | | | | | | | simplified code | ||||
| * | | usrp-e100: work on clock control | Josh Blum | 2011-01-30 | 2 | -53/+106 |
| | | | | | | | | | | | | | | | added vco calibration routine and readback to check for calibrated changed the counters/dividers calculation to be event driven and more mathematically calculated. | ||||
| * | | usrp-e100: tweaks to clock control and setting from api | Josh Blum | 2011-01-30 | 2 | -5/+15 |
| | | | |||||
| * | | usrp-e100: added app notes for fpga loading and reclocking | Josh Blum | 2011-02-01 | 3 | -1/+55 |
| | | | |||||
| * | | Fixes for timed fpga interface test program. Still need to solve the CRC | Philip Balister | 2011-02-01 | 1 | -1/+3 |
| | | | | | | | | | calculation failures. | ||||
| * | | Merge branch 'usrp_e100_devel' of ettus.sourcerepo.com:ettus/uhdpriv into ↵ | Philip Balister | 2011-02-01 | 34 | -1276/+528 |
| |\ \ | | | | | | | | | | | | | | | | | | | usrp_e100_devel Conflicts: host/lib/usrp/usrp_e100/clock_ctrl.cpp | ||||
| | * \ | Merge branch 'multi_usrp_only' into usrp_e100_devel | Josh Blum | 2011-01-31 | 33 | -1231/+395 |
| | |\ \ | |||||
| | | * | | uhd: replaced sdev and single usrp in examples with usrp and multi usrp | Josh Blum | 2011-01-31 | 11 | -261/+137 |
| | | | | | |||||
| | | * | | usrp: added set and get master clock rates to usrp API | Josh Blum | 2011-01-31 | 7 | -10/+69 |
| | | | | | | | | | | | | | | | | | | | | | | | | | implemented set and get rates in usrp1 (its all soft) implemented set and get rates in usrp2 (only 100MHz) | ||||
| | | * | | uhd: remove single usrp (leave a typedef), multi-usrp is a superset now | Josh Blum | 2011-01-27 | 6 | -852/+93 |
| | | | | | |||||
| | | * | | usrp2: dont set the time for slave devices, they always take from mimo cable | Josh Blum | 2011-01-27 | 1 | -0/+3 |
| | | | | | |||||
| | | * | | usrp-e100: revert compat number until its ready | Josh Blum | 2011-01-27 | 1 | -1/+1 |
| | | | | | |||||
| | | * | | Merge branch 'udp_xport_work' | Josh Blum | 2011-01-26 | 1 | -45/+9 |
| | | |\ \ | |||||
| | | | * | | udp_zero_copy_asio: removed the #ifdefed num frames and min buff size stuff | Josh Blum | 2011-01-26 | 1 | -45/+9 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | basically, everything can share a common number of frames, and there is no min buff size, only resize if a size was specified, this simplifies the warnings and resize code | ||||
| | | * | | | uhd: if_addrs check that iter->ifa_addr is NULL before continuing | Josh Blum | 2011-01-26 | 1 | -0/+1 |
| | | |/ / | | | | | | | | | | | | | | | | | Happened when building UHD within the OpenWRT environment where ifa_addr can be null it seems! | ||||
| | | * | | uhd: added missing API export for special props | Josh Blum | 2011-01-26 | 1 | -1/+1 |
| | | | | | |||||
| | | * | | Merge branch 'iface_swig' | Josh Blum | 2011-01-26 | 1 | -21/+22 |
| | | |\ \ | |||||
| | | | * | | usrp: rename special_props to have a unique prefix, and typedef it in dboard ↵ | Josh Blum | 2011-01-26 | 1 | -1/+2 |
| | | | | | | | | | | | | | | | | | | | | | iface | ||||
| | | | * | | Added first pass a swigging dboard iface | Jason Abele | 2011-01-25 | 1 | -21/+21 |
| | | | | | | |||||
| | | * | | | Merge branch 'macos' | Josh Blum | 2011-01-26 | 4 | -7/+7 |
| | | |\ \ \ | |||||
| | | | * | | | uhd: fixed maxosx bug, was resizing the transport buffer | Josh Blum | 2011-01-26 | 4 | -7/+7 |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | but it cant be resized on macos and I messed up the code that blocked that behavior reimplemented block in usrp2_impl, seems more correct here | ||||
| | | * | | | | uhd: use boost typedef for scoped_lock | Josh Blum | 2011-01-26 | 1 | -6/+7 |
| | | |/ / / | |||||
| | | * | | | N210: longer GPS timeout, removed try/catch in safe_recv loop (since it ↵ | Nick Foster | 2011-01-25 | 2 | -15/+7 |
| | | | | | | | | | | | | | | | | | | | | | can't throw any more) | ||||
| | | * | | | usrp2: added to the doc notes on communication problems | Josh Blum | 2011-01-24 | 1 | -12/+34 |
| | | |/ / | |||||
| | | * | | usrp1: changes that make benchmark rx work | Josh Blum | 2011-01-24 | 2 | -1/+5 |
| | | | | | | | | | | | | | | | | | | | | | | | | | initialize the time to something in soft time control use std::max(0, lost) because the time is emulated, lost can be negative which means huge positive unsigned... | ||||
| | * | | | usrp-e100: clock control use boost math gcd for divider calculation | Josh Blum | 2011-01-29 | 1 | -4/+7 |
| | | | | | |||||
| | * | | | usrp-e100: working clock control 61.44, 52mhz | Josh Blum | 2011-01-29 | 1 | -8/+10 |
| | | | | | |||||
| | * | | | usrp-e100: so far internal vco code works w/ 64mhz | Josh Blum | 2011-01-29 | 1 | -62/+133 |
| | | | | | |||||
| * | | | | usrp-e100: remove unused clock control constants, enb test clock | Josh Blum | 2011-01-31 | 1 | -16/+1 |
| |/ / / | |||||
| * | | | usrp-e100: work on clock control | Josh Blum | 2011-01-30 | 2 | -22/+108 |
| | | | | |||||
| * | | | Merge branch 'usrp_e100_devel' of ettus.sourcerepo.com:ettus/uhdpriv into ↵ | Philip Balister | 2011-01-26 | 2 | -96/+106 |
| |\ \ \ | | | | | | | | | | | | | usrp_e100_devel | ||||
| | * \ \ | Merge branch 'clkgen_config' of ettus.sourcerepo.com:ettus/uhdpriv into ↵ | Nick Foster | 2011-01-25 | 2 | -96/+106 |
| | |\ \ \ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | usrp_e100_devel Conflicts: host/utils/CMakeLists.txt | ||||
| | | * | | | E100: rewrote clkgen-config so it's less incredibly opaque | Nick Foster | 2011-01-24 | 2 | -96/+106 |
| | | | | | | |||||
| * | | | | | Local changes for wishbone tests, PLease review carefully. | Philip Balister | 2011-01-26 | 1 | -2/+6 |
| | | | | | | |||||
| * | | | | | Start converting the timed test program to work with mmap interface. | Philip Balister | 2011-01-26 | 1 | -8/+17 |
| | | | | | | |||||
| * | | | | | Update header from in e100 test programs from main uhd. | Philip Balister | 2011-01-26 | 1 | -5/+6 |
| | | | | | | |||||
| * | | | | | Mark received block as accepted by user space. | Philip Balister | 2011-01-26 | 1 | -0/+2 |
| | | | | | | |||||
| * | | | | | Update timed crc test program to use mmap's interface. Needs testing. | Philip Balister | 2011-01-25 | 1 | -53/+77 |
| |/ / / / | |||||
| * | | | | usrp-e100: created component for stand-alone usrp-e utils and added wb test util | Josh Blum | 2011-01-23 | 10 | -15/+164 |
| | | | | | |||||
 |
index : uhd | |
| Ettus' UHD Repository |
| summaryrefslogtreecommitdiffstats |