aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* docs: usrp_x4xx: address review observations in docsHumberto Jimenez2021-06-223-70/+157
* mpm: restore rfdc nco frequency after setting sync sourceGrant Meyerhoff2021-06-222-0/+31
* x3xx: Improve image loaderMartin Braun2021-06-221-27/+44
* usrp2: Use explicit template type for std::min<T>StefanBruens2021-06-221-1/+1
* usrp2: Replace boost::math::iround/math::sign with std::lroundStefanBruens2021-06-221-5/+5
* docs: Fix typosf380cedric2021-06-221-3/+3
* docs: Fix python3-ruamel.yaml name on RPM based OSf380cedric2021-06-221-2/+2
* usrp2: Apply minor cleanups to Boost usage in usrp2Martin Braun2021-06-181-9/+8
* docs: zbx: update cpld source code locationHumberto Jimenez2021-06-181-1/+1
* docs: usrp_x4xx: apply minor corrections in docsHumberto Jimenez2021-06-181-41/+40
* uhd: Add missing channel parameter when reading power ref keysLars Amsel2021-06-181-2/+2
* mpm: tests: Add lib/ to library load pathAaron Rossetto2021-06-181-1/+8
* test: add DPDK option for max streaming rate testsMatthew Crymble2021-06-183-82/+230
* uhd: Add callback for setting sync_sourcesGrant Meyerhoff2021-06-174-0/+53
* usrp2: Fix Boost headersMartin Braun2021-06-171-2/+2
* fpga: sim: Check for empty packet in clear_unused_bytesWade Fife2021-06-171-0/+4
* x400: sim: Move testbenches to sim folderWade Fife2021-06-1713-0/+0
* fpga: Update testbenches to work in ModelSimWade Fife2021-06-1711-136/+303
* fpga: x400: Add makefiles for RF testbenchesWade Fife2021-06-177-3/+212
* fpga: tools: Detect assertions in ModelSim simulationWade Fife2021-06-171-2/+22
* fpga: tools: Put SIM_SRCS at end of compile orderWade Fife2021-06-171-1/+1
* fpga: tools: Support new FPGA types in viv_simulator.makWade Fife2021-06-171-2/+2
* fpga: tools: Fix python2 reference in viv_ip_builder.makWade Fife2021-06-171-1/+1
* fpga: tools: Add modelsim.excludesWade Fife2021-06-171-0/+18
* fpga: tools: Add modelsim.ini to ModelSim callsWade Fife2021-06-174-7/+38
* fpga: tools: Add features to run_testbenches.pyWade Fife2021-06-171-6/+19
* fpga: tools: Add ip target to simulation makefilesWade Fife2021-06-172-2/+6
* uhd: Update versionAaron Rossetto2021-06-161-1/+1
* docs: zbx: improve cpld update docsMichael Auchter2021-06-161-7/+5
* docs: usrp_x4xx: improve mb cpld update docsMichael Auchter2021-06-161-3/+2
* mpm: install cpld update scripts in runtime dirMichael Auchter2021-06-161-0/+10
* mpm: x4xx_bist: run spi_flash tests on both DBsMichael Auchter2021-06-151-9/+29
* uhd: x400: Honor ENABLE_X400 component flagAaron Rossetto2021-06-151-9/+14
* images: Update manifestAaron Rossetto2021-06-111-12/+12
* mpm: max10_cpld_flash_ctrl: only reprogram cpld if necessaryMichael Auchter2021-06-101-0/+8
* uhd: ci: Add test definition for UHD CIJoerg Hofrichter2021-06-105-2/+449
* uhd: Add support for the USRP X410Lars Amsel2021-06-10185-160/+61559
* images: add X410 series FPGA imagesJoerg Hofrichter2021-06-101-0/+6
* fpga: tools: Add X410 support for image packagingHumberto Jimenez2021-06-101-0/+24
* fpga: ci: Add build definitions for FPGA CIWade Fife2021-06-107-0/+483
* fpga: x400: zbx: Add support for ZBX CPLDJavier Valenzuela2021-06-1037-0/+17727
* fpga: x400: cpld: Add support for X410 motherboard CPLDMax Köhler2021-06-1042-0/+8377
* fpga: x400: Add support for X410 motherboard FPGAWade Fife2021-06-10207-1/+299667
* fpga: sim: Add slave_idle() to PkgAxiStreamBfm.svWade Fife2021-06-101-0/+4
* fpga: lib: Update register comments in eth_regs.vhWade Fife2021-06-101-1/+5
* fpga: Update rfnoc_image_core for all targetsWade Fife2021-06-1018-5780/+6492
* fpga: Update recommended HDL header guidelineWade Fife2021-06-101-0/+3
* transport: Set mtu to 9000 for all 10GbE use casesmattprost2021-06-103-8/+8
* fpga: tools: Fix part selection in setupenvSam O'Brien2021-06-101-4/+12
* cal: Add min_freq and max_freq attributes to USRPCalibratorBaseMartin Braun2021-06-101-2/+4
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 07:22:22 +0000