aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* fpga: lib: modify ctrlport decoder to Verilog 2001 compatible syntaxMax Köhler2020-07-101-39/+41
* utils: Make uhd_config_info print help by defaultDerek Kozel2020-07-091-1/+1
* ad9361: Fix mask for product ID checkBrian Padalino2020-07-091-1/+1
* uhd: Make sure generated file is closedRyan Volz2020-07-091-1/+2
* docs: n3xx: Include WX in table of N320 imagesSteve Czabaniuk2020-07-091-8/+8
* docs: Add comments on mpm.confMartin Braun2020-07-093-2/+66
* mpm: Fix various Pylint issuesMartin Braun2020-07-095-13/+9
* cores: Remove shutdown function from spi_core_3000Martin Braun2020-07-082-21/+0
* e3xx: Remove superfluous commentsMartin Braun2020-07-081-11/+0
* meta-ettus: remove io_type.hppSteven Koo2020-07-082-66/+0
* fpga: n3xx: Fix White Rabbit imagesWade Fife2020-07-011-3/+19
* fpga: lib: Add width agnostic version of Ethernet InterfaceAndrew Moch2020-06-3014-0/+3340
* rfnoc: Add unit test for Log Power RFNoC blockAaron Rossetto2020-06-292-0/+85
* rfnoc: Add Log Power RFNoC block supportAaron Rossetto2020-06-295-0/+88
* fpga: rfnoc: Add Log-Power blockWade Fife2020-06-297-0/+1062
* fpga: rfnoc: Fix chdr_update_length functionWade Fife2020-06-291-1/+1
* python: Add window RFNoC block controller bindingsAaron Rossetto2020-06-293-1/+25
* rfnoc: Add unit test for Window RFNoC blockAaron Rossetto2020-06-292-0/+252
* rfnoc: Add window RFNoC block controllerAaron Rossetto2020-06-295-0/+220
* fpga: rfnoc: Add RFNoC Window blockWade Fife2020-06-299-0/+1510
* fpga: tools: Highlight suppressible errors from vlintWade Fife2020-06-291-1/+1
* fpga: lib: Fix axi_packet_gate RAM dib widthWade Fife2020-06-291-1/+1
* CHDR: support multiple CHDR widthsAndrew Lynch2020-06-268-28/+192
* uhd: improved handling of empty serial number hintsMatthew Crymble2020-06-262-0/+5
* cmake: tests: Fix CMake warning introduced by QEMU unittest optionJoerg Hofrichter2020-06-261-1/+1
* fpga: lib: Add features to axi_lite.vhAndrew Moch2020-06-261-23/+62
* fpga: lib: Add synthesizable AXI4-Stream SV componentsAndrew Moch2020-06-2520-78/+4195
* fpga: rfnoc: Fix read suppression test in rfnoc_block_axi_ram_fifo_tbWade Fife2020-06-251-8/+16
* fixup! uhd: Add discoverable_features APILane Kolbly2020-06-251-1/+4
* uhd: Implement discoverable_features for radio_controlLane Kolbly2020-06-252-2/+6
* uhd: Create discoverable feature registry implementationLane Kolbly2020-06-257-36/+113
* uhd: Add discoverable_features APILane Kolbly2020-06-256-0/+227
* cmake: tests: Added option to use QEMU for running unittestsJoerg Hofrichter2020-06-252-1/+33
* fpga: lib: Add interface and model for AXI4-LiteAndrew Moch2020-06-246-1/+1099
* fpga: lib: Pipeline and add clken to ip_hdr_checksumAndrew Moch2020-06-244-66/+51
* test: Add verify-flatbuffer testLars Amsel2020-06-232-0/+34
* test: Use git hashes to verify flatbuffers schemaLars Amsel2020-06-231-55/+78
* cal: change default extension of calibration filesLars Amsel2020-06-235-16/+30
* mpmd: Increase default long timeout to 30 secondsSteve Czabaniuk2020-06-221-2/+2
* utils: update_fbs.py: Minor refactor, fix path bugMartin Braun2020-06-221-9/+15
* utils: Make uhd_images_downloader raise warning for invalid pathsSteve Czabaniuk2020-06-221-11/+21
* multi_usrp: Assert that edge_lists are non-empty before accessingSteve Czabaniuk2020-06-221-0/+2
* fpga: tools: Fix ModelSim return statusWade Fife2020-06-182-5/+12
* rfnoc: Update port format in block YAMLWade Fife2020-06-189-22/+22
* rfnoc: Add makefile_srcs to block YAMLWade Fife2020-06-185-0/+5
* utils: Support expressions for num_ports in block defsAaron Rossetto2020-06-181-2/+36
* fpga: rfnoc: Add support for 512-bit CHDR widthsAndrew Moch2020-06-1820-389/+572
* python: Add FFT RFNoC block controller bindingsAaron Rossetto2020-06-183-0/+49
* tests: Add unit test for FFT RFNoC blockAaron Rossetto2020-06-182-0/+191
* rfnoc: Augment FFT RFNoC block controllerAaron Rossetto2020-06-183-56/+250
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-01 04:48:58 +0000