| Commit message (Expand) | Author | Age | Files | Lines |
* | usrp-e100: use pre-bound get send/recv buffers in io impl | Josh Blum | 2011-02-03 | 3 | -23/+35 |
* | usrp-e100: replaced safe managed buffers in usrp-e100 mmap with custom ones | Josh Blum | 2011-02-15 | 4 | -193/+112 |
* | uhd: fix typo in ref vector docs | Josh Blum | 2011-02-15 | 1 | -1/+1 |
* | uhd: reusable buffers for libusb zero copy implementation | Josh Blum | 2011-02-15 | 3 | -349/+188 |
* | usrp-e-crc-rw: Fix data rate calculation. | Philip Balister | 2011-02-15 | 1 | -14/+37 |
* | Merge branch 'next' of ettus.sourcerepo.com:ettus/uhdpriv into next | Philip Balister | 2011-02-14 | 8 | -90/+215 |
|\ |
|
| * | Merge branch 'next' of ettus.sourcerepo.com:ettus/uhdpriv into next | Nick Foster | 2011-02-14 | 1 | -48/+90 |
| |\ |
|
| | * | usrp1: removed binds and sptr allocs in usrp1 io impl | Josh Blum | 2011-02-14 | 1 | -48/+90 |
| * | | Modified net burner to allow reading of images from N2XX. | Nick Foster | 2011-02-14 | 1 | -2/+51 |
| |/ |
|
| * | uhd: added some minor images docs for E and N series | Josh Blum | 2011-02-13 | 1 | -0/+2 |
| * | usrp2: speed up for alignment logic, replace std::list with some bit shifts | Josh Blum | 2011-02-11 | 1 | -18/+25 |
| * | uhd: third iteration of the reference vector | Josh Blum | 2011-02-11 | 1 | -8/+32 |
| * | usrp: added mboard param to get time now and last pps | Josh Blum | 2011-02-11 | 2 | -6/+8 |
| * | uhd: tweak for io type size table code | Josh Blum | 2011-02-11 | 1 | -8/+7 |
* | | usrp-e100: Check in wip for timed image test program. | Philip Balister | 2011-02-14 | 1 | -14/+37 |
|/ |
|
* | uhd: misc speedups w/ look up tables | Josh Blum | 2011-02-10 | 2 | -8/+14 |
* | uhd: set BOOST_SP_USE_QUICK_ALLOCATOR for managed buffer overhead, hope this ... | Josh Blum | 2011-02-10 | 1 | -0/+4 |
* | uhd: reference vector fix revealed when building w/ debug | Josh Blum | 2011-02-10 | 1 | -15/+7 |
* | udp: udp_zero_copy_asio comments and tweaks | Josh Blum | 2011-02-10 | 1 | -10/+2 |
* | uhd: simplified converter calls in vrt pkt handler with ref vector changes | Josh Blum | 2011-02-10 | 1 | -9/+4 |
* | uhd: use ref vector class for the conversion routines I/O | Josh Blum | 2011-02-10 | 4 | -16/+16 |
* | uhd: tweaks to bounded buffer | Josh Blum | 2011-02-10 | 4 | -11/+35 |
* | uhd: increment api compat number for changes in next branch | Josh Blum | 2011-02-10 | 1 | -1/+1 |
* | Merge branch 'usrp_e100_devel' into next | Josh Blum | 2011-02-10 | 31 | -543/+913 |
|\ |
|
| * | Fix typo in usage message. | Philip Balister | 2011-02-08 | 1 | -1/+1 |
| * | Merge branch 'fpga_next' into usrp_e100_devel | Josh Blum | 2011-02-08 | 2 | -29/+57 |
| |\ |
|
| | * | separate clear for tx and rx, and add a global reset from the host | Matt Ettus | 2011-02-02 | 1 | -10/+19 |
| | * | usrp-e100: added missing newfifo files to list, added missing signals for timed | Josh Blum | 2011-01-26 | 2 | -1/+7 |
| | * | usrp-e100: added 32bit test read/write register, fixes to get building | Josh Blum | 2011-01-25 | 1 | -7/+17 |
| | * | reorganized u1e register space to make room for 64 settingregs | Matt Ettus | 2011-01-25 | 1 | -12/+15 |
| * | | usrp-e100: notes on unbricking/clock reovery | Josh Blum | 2011-02-08 | 1 | -0/+14 |
| * | | usrp-e100: tweak for clock control register calculation, works better | Josh Blum | 2011-01-27 | 1 | -30/+33 |
| * | | usrp-e100: reverted clockgen config + tweaks, its working | Josh Blum | 2011-01-27 | 2 | -110/+105 |
| * | | usrp-e100: added passthrough to images makefile, tweaks to usrp-e-utility | Josh Blum | 2011-02-03 | 3 | -10/+29 |
| * | | usrp-e100: changes for global reset and non-zero sids on rx | Josh Blum | 2011-01-22 | 4 | -10/+33 |
| * | | usrp-e100: combined clkconfig and fpga downloader into usrp-e-utility, simpli... | Josh Blum | 2011-01-31 | 7 | -321/+126 |
| * | | usrp-e100: work on clock control | Josh Blum | 2011-01-30 | 2 | -53/+106 |
| * | | usrp-e100: tweaks to clock control and setting from api | Josh Blum | 2011-01-30 | 2 | -5/+15 |
| * | | usrp-e100: added app notes for fpga loading and reclocking | Josh Blum | 2011-02-01 | 3 | -1/+55 |
| * | | Fixes for timed fpga interface test program. Still need to solve the CRC | Philip Balister | 2011-02-01 | 1 | -1/+3 |
| * | | Merge branch 'usrp_e100_devel' of ettus.sourcerepo.com:ettus/uhdpriv into usr... | Philip Balister | 2011-02-01 | 34 | -1276/+528 |
| |\ \ |
|
| | * \ | Merge branch 'multi_usrp_only' into usrp_e100_devel | Josh Blum | 2011-01-31 | 33 | -1231/+395 |
| | |\ \ |
|
| | * | | | usrp-e100: clock control use boost math gcd for divider calculation | Josh Blum | 2011-01-29 | 1 | -4/+7 |
| | * | | | usrp-e100: working clock control 61.44, 52mhz | Josh Blum | 2011-01-29 | 1 | -8/+10 |
| | * | | | usrp-e100: so far internal vco code works w/ 64mhz | Josh Blum | 2011-01-29 | 1 | -62/+133 |
| * | | | | usrp-e100: remove unused clock control constants, enb test clock | Josh Blum | 2011-01-31 | 1 | -16/+1 |
| |/ / / |
|
| * | | | usrp-e100: work on clock control | Josh Blum | 2011-01-30 | 2 | -22/+108 |
| * | | | Merge branch 'usrp_e100_devel' of ettus.sourcerepo.com:ettus/uhdpriv into usr... | Philip Balister | 2011-01-26 | 2 | -96/+106 |
| |\ \ \ |
|
| | * \ \ | Merge branch 'clkgen_config' of ettus.sourcerepo.com:ettus/uhdpriv into usrp_... | Nick Foster | 2011-01-25 | 2 | -96/+106 |
| | |\ \ \ |
|
| | | * | | | E100: rewrote clkgen-config so it's less incredibly opaque | Nick Foster | 2011-01-24 | 2 | -96/+106 |