aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/top/x300/x300_10ge.xdc
diff options
context:
space:
mode:
Diffstat (limited to 'fpga/usrp3/top/x300/x300_10ge.xdc')
-rw-r--r--fpga/usrp3/top/x300/x300_10ge.xdc19
1 files changed, 19 insertions, 0 deletions
diff --git a/fpga/usrp3/top/x300/x300_10ge.xdc b/fpga/usrp3/top/x300/x300_10ge.xdc
new file mode 100644
index 000000000..fef9e1fa6
--- /dev/null
+++ b/fpga/usrp3/top/x300/x300_10ge.xdc
@@ -0,0 +1,19 @@
+#
+# Copyright 2014 Ettus Research LLC
+#
+
+set_property PACKAGE_PIN R8 [get_ports XG_CLK_p]
+set_property PACKAGE_PIN R7 [get_ports XG_CLK_n]
+
+#IOSTANDARD not required because this is a GT terminal
+#set_property IOSTANDARD LVDS_25 [get_ports {XG_CLK_*}]
+
+create_clock -name XG_CLK -period 6.400 -waveform {0.000 3.200} [get_ports XG_CLK_p]
+
+set_clock_groups -asynchronous -group [get_clocks bus_clk] -group [get_clocks XG_CLK]
+set_clock_groups -asynchronous -group [get_clocks bus_clk_div2] -group [get_clocks XG_CLK]
+set_clock_groups -asynchronous -group [get_clocks -filter {NAME =~ *sfpp_io_*/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/*/gtxe2_i/RXOUTCLK}] -group [get_clocks XG_CLK]
+set_clock_groups -asynchronous -group [get_clocks -filter {NAME =~ *sfpp_io_*/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/*/gtxe2_i/TXOUTCLK}] -group [get_clocks XG_CLK]
+
+set_false_path -to [get_pins -of_objects [get_cells -hier -filter {NAME =~ *sfpp_io_*/ten_gige_phy_i/*sync1_r_reg*}] -filter {NAME =~ *PRE}]
+set_false_path -to [get_pins -of_objects [get_cells -hier -filter {NAME =~ *sfpp_io_*/ten_gige_phy_i/*sync1_r_reg*}] -filter {NAME =~ *CLR}]