aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/tools/utils/testbenches.excludes
diff options
context:
space:
mode:
Diffstat (limited to 'fpga/usrp3/tools/utils/testbenches.excludes')
-rw-r--r--fpga/usrp3/tools/utils/testbenches.excludes1
1 files changed, 1 insertions, 0 deletions
diff --git a/fpga/usrp3/tools/utils/testbenches.excludes b/fpga/usrp3/tools/utils/testbenches.excludes
index 79c3bb557..771d8bff2 100644
--- a/fpga/usrp3/tools/utils/testbenches.excludes
+++ b/fpga/usrp3/tools/utils/testbenches.excludes
@@ -17,3 +17,4 @@ top/n3xx/dboards/eiscat/radio/noc_block_radio_core_eiscat_tb
# These testbenches only work in ModelSim
lib/axi4s_sv/axi4s_remove_bytes_tb
lib/axi4s_sv/axi4s_add_bytes_tb
+lib/rfnoc/xport_sv/eth_interface_tb