aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp2/vrt/vita_rx.build
diff options
context:
space:
mode:
Diffstat (limited to 'fpga/usrp2/vrt/vita_rx.build')
-rwxr-xr-xfpga/usrp2/vrt/vita_rx.build1
1 files changed, 0 insertions, 1 deletions
diff --git a/fpga/usrp2/vrt/vita_rx.build b/fpga/usrp2/vrt/vita_rx.build
deleted file mode 100755
index 010d1be6e..000000000
--- a/fpga/usrp2/vrt/vita_rx.build
+++ /dev/null
@@ -1 +0,0 @@
-iverilog -Wimplict -Wportbind -y ../models -y . -y ../control_lib/ -y ../fifo -y ../coregen -y /opt/Xilinx/10.1/ISE/verilog/src/XilinxCoreLib -y /opt/Xilinx/10.1/ISE/verilog/src/unisims/ -y ../timing -o vita_rx_tb vita_rx_tb.v