aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp2/top/E1x0/Makefile.E110
diff options
context:
space:
mode:
Diffstat (limited to 'fpga/usrp2/top/E1x0/Makefile.E110')
-rw-r--r--fpga/usrp2/top/E1x0/Makefile.E1101
1 files changed, 0 insertions, 1 deletions
diff --git a/fpga/usrp2/top/E1x0/Makefile.E110 b/fpga/usrp2/top/E1x0/Makefile.E110
index e5be8d2fa..c2d3e39e6 100644
--- a/fpga/usrp2/top/E1x0/Makefile.E110
+++ b/fpga/usrp2/top/E1x0/Makefile.E110
@@ -50,7 +50,6 @@ simulator "ISE Simulator (VHDL/Verilog)" \
TOP_SRCS = \
../B100/u1plus_core.v \
E1x0.v \
-E1x0.ucf \
timing.ucf
SOURCES = $(abspath $(TOP_SRCS)) $(FIFO_SRCS) \