diff options
author | Matt Ettus <matt@ettus.com> | 2011-02-16 12:59:50 -0800 |
---|---|---|
committer | Matt Ettus <matt@ettus.com> | 2011-02-16 12:59:50 -0800 |
commit | 2f5e56a89b154db379909651413c1e7458bb9cae (patch) | |
tree | 1c1a112fcc04512dc6eb4017073bdf0d042fff65 /usrp2/vrt | |
parent | f4384e7f654b518a06c84c4d32ed75da5343f35b (diff) | |
download | uhd-2f5e56a89b154db379909651413c1e7458bb9cae.tar.gz uhd-2f5e56a89b154db379909651413c1e7458bb9cae.tar.bz2 uhd-2f5e56a89b154db379909651413c1e7458bb9cae.zip |
clean up rx dsp and some other nets in prep for dual dsp
Diffstat (limited to 'usrp2/vrt')
-rw-r--r-- | usrp2/vrt/Makefile.srcs | 1 | ||||
-rw-r--r-- | usrp2/vrt/vita_rx_chain.v | 33 |
2 files changed, 34 insertions, 0 deletions
diff --git a/usrp2/vrt/Makefile.srcs b/usrp2/vrt/Makefile.srcs index aa1356d82..4851bc924 100644 --- a/usrp2/vrt/Makefile.srcs +++ b/usrp2/vrt/Makefile.srcs @@ -8,6 +8,7 @@ VRT_SRCS = $(abspath $(addprefix $(BASE_DIR)/../vrt/, \ vita_rx_control.v \ vita_rx_framer.v \ +vita_rx_chain.v \ vita_tx_control.v \ vita_tx_deframer.v \ vita_tx_chain.v \ diff --git a/usrp2/vrt/vita_rx_chain.v b/usrp2/vrt/vita_rx_chain.v new file mode 100644 index 000000000..8d8825e42 --- /dev/null +++ b/usrp2/vrt/vita_rx_chain.v @@ -0,0 +1,33 @@ + +module vita_rx_chain + #(parameter BASE=0) + (input clk, input reset, input clear, + input set_stb, input [7:0] set_addr, input [31:0] set_data, + input [63:0] vita_time, output overrun, + input [31:0] sample, output run, input strobe, + output [35:0] rx_data_o, output rx_src_rdy_o, input rx_dst_rdy_i, + output [31:0] debug ); + + wire [99:0] sample_data; + wire sample_dst_rdy, sample_src_rdy; + wire [31:0] vrc_debug, vrf_debug; + + vita_rx_control #(.BASE(BASE), .WIDTH(32)) vita_rx_control + (.clk(clk), .reset(reset), .clear(clear), + .set_stb(set_stb),.set_addr(set_addr),.set_data(set_data), + .vita_time(vita_time), .overrun(overrun), + .sample(sample), .run(run), .strobe(strobe), + .sample_fifo_o(sample_data), .sample_fifo_dst_rdy_i(sample_dst_rdy), .sample_fifo_src_rdy_o(sample_src_rdy), + .debug_rx(vrc_debug)); + + vita_rx_framer #(.BASE(BASE), .MAXCHAN(1)) vita_rx_framer + (.clk(clk), .reset(reset), .clear(clear), + .set_stb(set_stb),.set_addr(set_addr),.set_data(set_data), + .sample_fifo_i(sample_data), .sample_fifo_dst_rdy_o(sample_dst_rdy), .sample_fifo_src_rdy_i(sample_src_rdy), + .data_o(rx_data_o), .src_rdy_o(rx_src_rdy_o), .dst_rdy_i(rx_dst_rdy_i), + .fifo_occupied(), .fifo_full(), .fifo_empty(), + .debug_rx(vrf_debug) ); + + assign debug = vrc_debug | vrf_debug; + +endmodule // vita_rx_chain |