summaryrefslogtreecommitdiffstats
path: root/usrp2/vrt/vita_rx.build
diff options
context:
space:
mode:
authorNick Foster <nick@nerdnetworks.org>2010-07-19 18:13:56 -0700
committerNick Foster <nick@nerdnetworks.org>2010-07-19 18:13:56 -0700
commit3d96ee15d99bf08554a3075b5814dabc51eef389 (patch)
tree1cc93e3a29827a10bb7562cf45fb9d7cd297956f /usrp2/vrt/vita_rx.build
parent219934cb7ab33356c7c53409a9c16da6097135dc (diff)
parent814b06dff3ffccdf7d8f80fcb93d21d740612804 (diff)
downloaduhd-3d96ee15d99bf08554a3075b5814dabc51eef389.tar.gz
uhd-3d96ee15d99bf08554a3075b5814dabc51eef389.tar.bz2
uhd-3d96ee15d99bf08554a3075b5814dabc51eef389.zip
Merge branch 'u2p' of ettus.sourcerepo.com:ettus/fpgapriv into u2p
Diffstat (limited to 'usrp2/vrt/vita_rx.build')
-rwxr-xr-xusrp2/vrt/vita_rx.build2
1 files changed, 1 insertions, 1 deletions
diff --git a/usrp2/vrt/vita_rx.build b/usrp2/vrt/vita_rx.build
index f6d2d75a3..010d1be6e 100755
--- a/usrp2/vrt/vita_rx.build
+++ b/usrp2/vrt/vita_rx.build
@@ -1 +1 @@
-iverilog -Wimplict -Wportbind -y ../models -y . -y ../control_lib/ -y ../control_lib/newfifo -y ../coregen -y /opt/Xilinx/10.1/ISE/verilog/src/XilinxCoreLib -y /opt/Xilinx/10.1/ISE/verilog/src/unisims/ -y ../timing -o vita_rx_tb vita_rx_tb.v
+iverilog -Wimplict -Wportbind -y ../models -y . -y ../control_lib/ -y ../fifo -y ../coregen -y /opt/Xilinx/10.1/ISE/verilog/src/XilinxCoreLib -y /opt/Xilinx/10.1/ISE/verilog/src/unisims/ -y ../timing -o vita_rx_tb vita_rx_tb.v