diff options
| author | Ian Buckley <ianb@server2.(none)> | 2010-07-31 00:15:16 -0700 |
|---|---|---|
| committer | Ian Buckley <ianb@server2.(none)> | 2010-07-31 00:15:16 -0700 |
| commit | 2e5effd0b664413c4d3cbbe08d3d841eee051dcc (patch) | |
| tree | 009241d3b66a8442ad48990062bd44659abeae78 /usrp2/vrt/Makefile.srcs | |
| parent | 8cd762bdbcbd6a43a2fcc1c0b523cc14bfd7ab69 (diff) | |
| download | uhd-2e5effd0b664413c4d3cbbe08d3d841eee051dcc.tar.gz uhd-2e5effd0b664413c4d3cbbe08d3d841eee051dcc.tar.bz2 uhd-2e5effd0b664413c4d3cbbe08d3d841eee051dcc.zip | |
External FIFO tested in simulation and on USRP2 from decimation 64->8 with current head UHD code.
Apparently operation is "flawless" but more regression and corner case regression could and should be done.
Tristate drivers have been added at the top level of the hierarchy for the SRAM databus as is considered good
practice for both Xilinx and ASIC design flows and so both top level and core fils have been touched.
Diffstat (limited to 'usrp2/vrt/Makefile.srcs')
0 files changed, 0 insertions, 0 deletions