diff options
| author | Matt Ettus <matt@ettus.com> | 2010-05-10 13:23:48 -0700 |
|---|---|---|
| committer | Matt Ettus <matt@ettus.com> | 2010-05-10 13:23:48 -0700 |
| commit | 4a573b5dcc78f9a13162efce09f0bc31f298a818 (patch) | |
| tree | 76529735c6ab6c77943a087285d58ed25d4e4358 /usrp2/top | |
| parent | 45d92a0610582672cea4f1d97d116af00eac7bef (diff) | |
| download | uhd-4a573b5dcc78f9a13162efce09f0bc31f298a818.tar.gz uhd-4a573b5dcc78f9a13162efce09f0bc31f298a818.tar.bz2 uhd-4a573b5dcc78f9a13162efce09f0bc31f298a818.zip | |
proper signal level for 24 bit data
Diffstat (limited to 'usrp2/top')
| -rw-r--r-- | usrp2/top/u1e/u1e_core.v | 9 |
1 files changed, 7 insertions, 2 deletions
diff --git a/usrp2/top/u1e/u1e_core.v b/usrp2/top/u1e/u1e_core.v index 74ffc4657..a262184a8 100644 --- a/usrp2/top/u1e/u1e_core.v +++ b/usrp2/top/u1e/u1e_core.v @@ -349,15 +349,20 @@ module u1e_core cordic_z24 #(.bitwidth(24)) tx_cordic (.clock(wb_clk), .reset(wb_rst), .enable(1), - .xi(24'd15000), .yi(24'd0), .zi(phase), .xo(tx_i), .yo(tx_q), .zo()); + .xi(24'd2500000), .yi(24'd0), .zi(phase), .xo(tx_i), .yo(tx_q), .zo()); // ///////////////////////////////////////////////////////////////////////////////////// // Debug circuitry assign debug_clk = { EM_CLK, clk_fpga }; - assign debug = { { rx_have_data, tx_have_space, EM_NCS6, EM_NCS4, EM_NWE, EM_NOE, EM_A[10:1] }, +/* + assign debug = { { rx_have_data, tx_have_space, EM_NCS6, EM_NCS4, EM_NWE, EM_NOE, EM_A[10:1] }, { EM_D } }; +*/ + assign debug = { phase[23:8], txsync, txblank, tx }; + + assign debug_gpio_0 = { debug_gpmc }; assign debug_gpio_1 = { {rx_enable, rx_strobe, rx_fifo_rdy, rx_strobe & ~rx_fifo_rdy}, {tx_enable, tx_strobe, tx_fifo_rdy, tx_strobe & ~tx_fifo_rdy}, |