summaryrefslogtreecommitdiffstats
path: root/usrp2/top/u2_rev3
diff options
context:
space:
mode:
authorMatt Ettus <matt@ettus.com>2011-02-17 12:23:54 -0800
committerMatt Ettus <matt@ettus.com>2011-02-17 12:23:54 -0800
commit739f27c96dafa461245e51d6f44010f8d860be27 (patch)
tree39b4e0da8bda87bf54686a7e40f53dd1aaec06c1 /usrp2/top/u2_rev3
parent2f5e56a89b154db379909651413c1e7458bb9cae (diff)
downloaduhd-739f27c96dafa461245e51d6f44010f8d860be27.tar.gz
uhd-739f27c96dafa461245e51d6f44010f8d860be27.tar.bz2
uhd-739f27c96dafa461245e51d6f44010f8d860be27.zip
u2/u2p: proper hookup of vita_rx_chain
Diffstat (limited to 'usrp2/top/u2_rev3')
-rw-r--r--usrp2/top/u2_rev3/u2_core.v10
1 files changed, 5 insertions, 5 deletions
diff --git a/usrp2/top/u2_rev3/u2_core.v b/usrp2/top/u2_rev3/u2_core.v
index 9a798c6cc..e268e2cd4 100644
--- a/usrp2/top/u2_rev3/u2_core.v
+++ b/usrp2/top/u2_rev3/u2_core.v
@@ -607,8 +607,8 @@ module u2_core
// DSP RX 0
wire [31:0] sample_rx, sample_tx;
wire strobe_rx, strobe_tx;
- wire rx_dst_rdy, rx_src_rdy, rx1_dst_rdy, rx1_src_rdy;
- wire [35:0] rx1_data;
+ wire rx_dst_rdy, rx_src_rdy, rx0_dst_rdy, rx0_src_rdy;
+ wire [35:0] rx0_data;
dsp_core_rx #(.BASE(SR_RX_DSP0)) dsp_core_rx
(.clk(dsp_clk),.rst(dsp_rst),
@@ -664,10 +664,10 @@ module u2_core
.RAM_LDn(RAM_LDn),
.RAM_OEn(RAM_OEn),
.RAM_CE1n(RAM_CE1n),
- .datain({rd1_dat[35:34],rd1_dat[31:16],rd1_dat[33:32],rd1_dat[15:0]}),
+ .datain(rd1_dat),
.src_rdy_i(rd1_ready_o),
.dst_rdy_o(rd1_ready_i),
- .dataout({tx_data[35:34],tx_data[31:16],tx_data[33:32],tx_data[15:0]}),
+ .dataout(tx_data),
.src_rdy_o(tx_src_rdy),
.dst_rdy_i(tx_dst_rdy),
.debug(debug_extfifo),
@@ -717,7 +717,7 @@ module u2_core
// Debug Pins
assign debug_clk = 2'b00; // {dsp_clk, clk_to_mac};
- assign debug = 32'd0; // debug_extfifo;
+ assign debug = 32'd0;
assign debug_gpio_0 = 32'd0;
assign debug_gpio_1 = 32'd0;