diff options
| author | Josh Blum <josh@joshknows.com> | 2013-03-18 18:33:11 -0700 |
|---|---|---|
| committer | Josh Blum <josh@joshknows.com> | 2013-03-18 18:33:11 -0700 |
| commit | 81447a405eab9cfe154ebcf1d809d95269ed349a (patch) | |
| tree | 7f4e06a5e79c0ac939e6f4a1e0eacb0913155fbf /usrp2/top/E1x0/Makefile.E110 | |
| parent | a370cb47bbec9a237dfd50b5247d621cd8ab5f4e (diff) | |
| download | uhd-81447a405eab9cfe154ebcf1d809d95269ed349a.tar.gz uhd-81447a405eab9cfe154ebcf1d809d95269ed349a.tar.bz2 uhd-81447a405eab9cfe154ebcf1d809d95269ed349a.zip | |
e110: fixes from last commit
Diffstat (limited to 'usrp2/top/E1x0/Makefile.E110')
| -rw-r--r-- | usrp2/top/E1x0/Makefile.E110 | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/usrp2/top/E1x0/Makefile.E110 b/usrp2/top/E1x0/Makefile.E110 index 329ab54ce..c2d3e39e6 100644 --- a/usrp2/top/E1x0/Makefile.E110 +++ b/usrp2/top/E1x0/Makefile.E110 @@ -50,7 +50,6 @@ simulator "ISE Simulator (VHDL/Verilog)" \ TOP_SRCS = \ ../B100/u1plus_core.v \ E1x0.v \ -DCM_GPMC.v \ timing.ucf SOURCES = $(abspath $(TOP_SRCS)) $(FIFO_SRCS) \ |