diff options
| author | Ian Buckley <ianb@server2.(none)> | 2010-07-31 00:15:16 -0700 |
|---|---|---|
| committer | Matt Ettus <matt@ettus.com> | 2010-11-11 11:47:57 -0800 |
| commit | b48b0f171b9e24c161efc6d2b1d2b1a1dbb0324d (patch) | |
| tree | 38b9b9c94b83bb22e49a359c096b8ef6621dbd50 /usrp2/extramfifo/icon.xco | |
| parent | fb73ea172526319803756b985dd3c104881304b1 (diff) | |
| download | uhd-b48b0f171b9e24c161efc6d2b1d2b1a1dbb0324d.tar.gz uhd-b48b0f171b9e24c161efc6d2b1d2b1a1dbb0324d.tar.bz2 uhd-b48b0f171b9e24c161efc6d2b1d2b1a1dbb0324d.zip | |
External FIFO tested in simulation and on USRP2 from decimation 64->8 with current head UHD code.
Apparently operation is "flawless" but more regression and corner case regression could and should be done.
Tristate drivers have been added at the top level of the hierarchy for the SRAM databus as is considered good
practice for both Xilinx and ASIC design flows and so both top level and core fils have been touched.
Diffstat (limited to 'usrp2/extramfifo/icon.xco')
| -rw-r--r-- | usrp2/extramfifo/icon.xco | 47 |
1 files changed, 47 insertions, 0 deletions
diff --git a/usrp2/extramfifo/icon.xco b/usrp2/extramfifo/icon.xco new file mode 100644 index 000000000..fda273149 --- /dev/null +++ b/usrp2/extramfifo/icon.xco @@ -0,0 +1,47 @@ +############################################################## +# +# Xilinx Core Generator version 12.1 +# Date: Wed Jul 21 03:31:19 2010 +# +############################################################## +# +# This file contains the customisation parameters for a +# Xilinx CORE Generator IP GUI. It is strongly recommended +# that you do not manually alter this file as it may cause +# unexpected and unsupported behavior. +# +############################################################## +# +# BEGIN Project Options +SET addpads = false +SET asysymbol = true +SET busformat = BusFormatAngleBracketNotRipped +SET createndf = false +SET designentry = Verilog +SET device = xc3s2000 +SET devicefamily = spartan3 +SET flowvendor = Other +SET formalverification = false +SET foundationsym = false +SET implementationfiletype = Ngc +SET package = fg456 +SET removerpms = false +SET simulationfiles = Structural +SET speedgrade = -5 +SET verilogsim = true +SET vhdlsim = false +# END Project Options +# BEGIN Select +SELECT ICON_(ChipScope_Pro_-_Integrated_Controller) family Xilinx,_Inc. 1.04.a +# END Select +# BEGIN Parameters +CSET component_name=icon +CSET enable_jtag_bufg=true +CSET number_control_ports=1 +CSET use_ext_bscan=false +CSET use_softbscan=false +CSET use_unused_bscan=false +CSET user_scan_chain=USER1 +# END Parameters +GENERATE +# CRC: 799ba5a1 |