aboutsummaryrefslogtreecommitdiffstats
path: root/mpm/python
diff options
context:
space:
mode:
authorMartin Braun <martin.braun@ettus.com>2022-02-21 11:12:50 +0100
committerAaron Rossetto <aaron.rossetto@ni.com>2022-03-03 14:02:30 -0600
commitcd4b9cb96c00497d3121c59bd97c60e9fcf7e7bc (patch)
tree38979a0c158fd996407977b9481e54609452911e /mpm/python
parent08ab1925be4bccf47ca10b121a076b350bc8e79e (diff)
downloaduhd-cd4b9cb96c00497d3121c59bd97c60e9fcf7e7bc.tar.gz
uhd-cd4b9cb96c00497d3121c59bd97c60e9fcf7e7bc.tar.bz2
uhd-cd4b9cb96c00497d3121c59bd97c60e9fcf7e7bc.zip
mpm: rh: Minor linter cleanup
Diffstat (limited to 'mpm/python')
-rw-r--r--mpm/python/usrp_mpm/dboard_manager/rhodium.py13
1 files changed, 5 insertions, 8 deletions
diff --git a/mpm/python/usrp_mpm/dboard_manager/rhodium.py b/mpm/python/usrp_mpm/dboard_manager/rhodium.py
index 85f7b2b60..e80b33d25 100644
--- a/mpm/python/usrp_mpm/dboard_manager/rhodium.py
+++ b/mpm/python/usrp_mpm/dboard_manager/rhodium.py
@@ -7,7 +7,6 @@
Rhodium dboard implementation module
"""
-from __future__ import print_function
import os
from usrp_mpm import lib # Pulls in everything from C++-land
from usrp_mpm.dboard_manager import DboardManagerBase
@@ -126,7 +125,6 @@ def create_spidev_iface_dac(dev_node):
###############################################################################
# Main dboard control class
###############################################################################
-
class Rhodium(BfrfsEEPROM, DboardManagerBase):
"""
Holds all dboard specific information and methods of the Rhodium dboard
@@ -205,7 +203,7 @@ class Rhodium(BfrfsEEPROM, DboardManagerBase):
self.sampling_clock_rate = None
self.current_jesd_rate = None
# Predeclare some attributes to make linter happy:
- self.lmk = None
+ self.lmk = None # This gets initialized in rh_init.py
self._port_expander = None
self._lo_dist = None
self.cpld = None
@@ -409,8 +407,8 @@ class Rhodium(BfrfsEEPROM, DboardManagerBase):
self.dac.tx_enable(False)
self.adc.power_down_channel(True)
with open_uio(
- label="dboard-regs-{}".format(self.slot_idx),
- read_only=False
+ label="dboard-regs-{}".format(self.slot_idx),
+ read_only=False
) as radio_regs:
# Clear the Sample Clock enables and place the MMCM in reset.
db_clk_control = DboardClockControl(radio_regs, self.log)
@@ -541,7 +539,6 @@ class Rhodium(BfrfsEEPROM, DboardManagerBase):
"""
pdac_regs = self._spi_ifaces['phase_dac']
pdac_regs.poke16(addr, data)
- return
def adc_peek(self, addr):
"""
@@ -565,8 +562,8 @@ class Rhodium(BfrfsEEPROM, DboardManagerBase):
Debug for reading out all JESD core registers via RPC shell
"""
with open_uio(
- label="dboard-regs-{}".format(self.slot_idx),
- read_only=False
+ label="dboard-regs-{}".format(self.slot_idx),
+ read_only=False
) as radio_regs:
for i in range(0x2000, 0x2110, 0x10):
print(("0x%04X " % i), end=' ')