aboutsummaryrefslogtreecommitdiffstats
path: root/mpm/python
diff options
context:
space:
mode:
authorsugandhagupta <sugandha.gupta@ettus.com>2017-11-07 12:13:36 -0800
committerMartin Braun <martin.braun@ettus.com>2017-12-22 15:05:57 -0800
commitb0a045f06971633a78985605895b0810cf28cb2f (patch)
tree68f2ce86c7797ec66254ffa6fb1ab987ca657b02 /mpm/python
parent58e7022062ed450c39fde27b11d743ea3f3b734b (diff)
downloaduhd-b0a045f06971633a78985605895b0810cf28cb2f.tar.gz
uhd-b0a045f06971633a78985605895b0810cf28cb2f.tar.bz2
uhd-b0a045f06971633a78985605895b0810cf28cb2f.zip
mpm: added uio for motherboard regs
Reviewed-By: Martin Braun <martin.braun@ettus.com>
Diffstat (limited to 'mpm/python')
-rw-r--r--mpm/python/usrp_mpm/periph_manager/n310.py54
1 files changed, 47 insertions, 7 deletions
diff --git a/mpm/python/usrp_mpm/periph_manager/n310.py b/mpm/python/usrp_mpm/periph_manager/n310.py
index be55843d4..1c650dc96 100644
--- a/mpm/python/usrp_mpm/periph_manager/n310.py
+++ b/mpm/python/usrp_mpm/periph_manager/n310.py
@@ -310,6 +310,10 @@ class n310(PeriphManagerBase):
Turn on all peripherals. This may throw an error on failure, so make
sure to catch it.
"""
+ # Init Mboard Regs
+ self.mboard_regs = self._init_mboard_regs()
+ self.log.info("Motherboard-register UIO object successfully generated!")
+ self.mboard_regs_control = MboardRegsControl(self.mboard_regs, self.log)
# Init peripherals
self.log.trace("Initializing TCA6424 port expander controls...")
self._gpios = TCA6424(int(self.mboard_info['rev']))
@@ -343,6 +347,13 @@ class n310(PeriphManagerBase):
# Init complete.
self.log.info("mboard info: {}".format(self.mboard_info))
+ def _init_mboard_regs(self):
+ " Create a UIO object to talk to mboard regs "
+ return UIO(
+ label="mboard-regs",
+ read_only=False
+ )
+
def _init_ref_clock_and_time(self, default_args):
"""
Initialize clock and time sources. After this function returns, the
@@ -543,13 +554,7 @@ class n310(PeriphManagerBase):
" Set a time source "
assert time_source in self.get_time_sources()
self.log.trace("Setting time source to `{}'".format(time_source))
- # FIXME use uio
- if time_source == 'internal':
- os.system('devmem2 0x4001000C w 0x1')
- elif time_source == 'external':
- os.system('devmem2 0x4001000C w 0x0')
- else:
- assert False
+ self.mboard_regs_control.set_time_source(time_source)
def enable_gps(self, enable):
"""
@@ -778,3 +783,38 @@ class n310(PeriphManagerBase):
return False
return True
+
+class MboardRegsControl(object):
+ """
+ Control the FPGA Motherboard registers
+ """
+ # Motherboard registers
+ MB_DESIGN_REV = 0x0000
+ MB_DATESTAMP = 0x0004
+ MB_GIT_HASH = 0x0008
+ MB_BUS_COUNTER = 0x00C
+ MB_NUM_CE = 0x0010
+ MB_SCRATCH = 0x0014
+ MB_CLOCK_CTRL = 0x0018
+
+ def __init__(self, regs, log):
+ self.log = log
+ self.regs = regs
+ self.poke32 = self.regs.poke32
+ self.peek32 = self.regs.peek32
+
+ def set_time_source(self, time_source):
+ """
+ Set time source
+ """
+ if time_source == 'internal':
+ self.log.trace("Setting time source to internal...")
+ val = self.peek32(self.MB_CLOCK_CTRL);
+ self.poke32(self.MB_CLOCK_CTRL, 0x1 | val)
+ elif time_source == 'external':
+ self.log.trace("Setting time source to external...")
+ val = self.peek32(self.MB_CLOCK_CTRL);
+ self.poke32(self.MB_CLOCK_CTRL, 0x0 & val)
+ else:
+ assert False
+