aboutsummaryrefslogtreecommitdiffstats
path: root/host
diff options
context:
space:
mode:
authorMichael West <michael.west@ettus.com>2019-03-25 09:33:42 -0700
committerMichael West <michael.west@ettus.com>2019-03-25 09:41:43 -0700
commite7acb0567fe5d49cb0634b926bdb3e9146d3c5b0 (patch)
tree5dd643c760044a7d6eec9e76acd374e6da55ea4f /host
parentb772c98717554dca5f58a149917257da5c6a4d8c (diff)
downloaduhd-e7acb0567fe5d49cb0634b926bdb3e9146d3c5b0.tar.gz
uhd-e7acb0567fe5d49cb0634b926bdb3e9146d3c5b0.tar.bz2
uhd-e7acb0567fe5d49cb0634b926bdb3e9146d3c5b0.zip
Revert b993f4f0d85eee53c1256e0381c3a173af7d5833
Revert "cores: Update rx_frontend_gen3.v controls for 1/4-rate mixer" Commit introduced 180 degree ambiguity in TwinRX phase alignment.
Diffstat (limited to 'host')
-rw-r--r--host/lib/usrp/cores/rx_frontend_core_3000.cpp18
-rw-r--r--host/lib/usrp/x300/x300_fw_common.h2
2 files changed, 8 insertions, 12 deletions
diff --git a/host/lib/usrp/cores/rx_frontend_core_3000.cpp b/host/lib/usrp/cores/rx_frontend_core_3000.cpp
index 15c65ad03..214eefb73 100644
--- a/host/lib/usrp/cores/rx_frontend_core_3000.cpp
+++ b/host/lib/usrp/cores/rx_frontend_core_3000.cpp
@@ -1,13 +1,12 @@
//
// Copyright 2011-2012,2014-2016 Ettus Research LLC
-// Copyright 2017-2018 Ettus Research, a National Instruments Company
+// Copyright 2018 Ettus Research, a National Instruments Company
//
// SPDX-License-Identifier: GPL-3.0-or-later
//
#include <uhd/types/dict.hpp>
#include <uhd/types/ranges.hpp>
-#include <uhd/utils/math.hpp>
#include <uhdlib/usrp/cores/rx_frontend_core_3000.hpp>
#include <uhdlib/usrp/cores/dsp_core_utils.hpp>
#include <boost/math/special_functions/round.hpp>
@@ -99,10 +98,11 @@ public:
_iface->poke32(REG_RX_FE_MAPPING, mapping_reg_val);
UHD_ASSERT_THROW(_adc_rate!=0.0)
+ double cordic_freq = 0.0, actual_cordic_freq = 0.0;
if (fe_conn.get_sampling_mode() == fe_connection_t::HETERODYNE) {
//1. Remember the sign of the IF frequency.
// It will be discarded in the next step
- const int if_freq_sign = boost::math::sign(fe_conn.get_if_freq());
+ int if_freq_sign = boost::math::sign(fe_conn.get_if_freq());
//2. Map IF frequency to the range [0, _adc_rate)
double if_freq = std::abs(std::fmod(fe_conn.get_if_freq(), _adc_rate));
//3. Map IF frequency to the range [-_adc_rate/2, _adc_rate/2)
@@ -112,15 +112,11 @@ public:
}
//4. Set DSP offset to spin the signal in the opposite
// direction as the aliased frequency
- const double cordic_freq = if_freq * (-if_freq_sign);
- UHD_ASSERT_THROW(
- uhd::math::fp_compare::fp_compare_epsilon<double>(4.0) ==
- std::abs(_adc_rate / cordic_freq)
- );
-
- _iface->poke32(REG_RX_FE_HET_CORDIC_PHASE, (cordic_freq > 0) ? 0 : 1);
+ cordic_freq = if_freq * (-if_freq_sign);
}
-
+ int32_t freq_word;
+ get_freq_and_freq_word(cordic_freq, _adc_rate, actual_cordic_freq, freq_word);
+ _iface->poke32(REG_RX_FE_HET_CORDIC_PHASE, uint32_t(freq_word));
_fe_conn = fe_conn;
}
diff --git a/host/lib/usrp/x300/x300_fw_common.h b/host/lib/usrp/x300/x300_fw_common.h
index 45301640a..e240d8be6 100644
--- a/host/lib/usrp/x300/x300_fw_common.h
+++ b/host/lib/usrp/x300/x300_fw_common.h
@@ -23,7 +23,7 @@ extern "C" {
#define X300_REVISION_MIN 2
#define X300_FW_COMPAT_MAJOR 6
#define X300_FW_COMPAT_MINOR 0
-#define X300_FPGA_COMPAT_MAJOR 0x24
+#define X300_FPGA_COMPAT_MAJOR 0x23
//shared memory sections - in between the stack and the program space
#define X300_FW_SHMEM_BASE 0x6000