summaryrefslogtreecommitdiffstats
path: root/host/lib/usrp/common
diff options
context:
space:
mode:
authorNicholas Corgan <nick.corgan@ettus.com>2012-11-14 14:11:39 -0800
committerNicholas Corgan <nick.corgan@ettus.com>2012-11-16 15:54:09 -0800
commit011f63d19d6c614666ba7ee145b0685d36a8a0de (patch)
tree4efe7d70216ebbed3bb263246d208679d3ddff06 /host/lib/usrp/common
parent80933a5602e5d40e138807124df50a4289fe580f (diff)
downloaduhd-011f63d19d6c614666ba7ee145b0685d36a8a0de.tar.gz
uhd-011f63d19d6c614666ba7ee145b0685d36a8a0de.tar.bz2
uhd-011f63d19d6c614666ba7ee145b0685d36a8a0de.zip
lib/cmake: CPack source work
* Removed all host code dependencies on firmware headers * Put in CMake settings for CPack source
Diffstat (limited to 'host/lib/usrp/common')
-rw-r--r--host/lib/usrp/common/fx2_ctrl.cpp3
-rw-r--r--host/lib/usrp/common/fx2_ctrl.hpp19
2 files changed, 19 insertions, 3 deletions
diff --git a/host/lib/usrp/common/fx2_ctrl.cpp b/host/lib/usrp/common/fx2_ctrl.cpp
index 7b8920eb1..fab9a59d8 100644
--- a/host/lib/usrp/common/fx2_ctrl.cpp
+++ b/host/lib/usrp/common/fx2_ctrl.cpp
@@ -1,5 +1,5 @@
//
-// Copyright 2010-2011 Ettus Research LLC
+// Copyright 2010-2012 Ettus Research LLC
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
@@ -16,7 +16,6 @@
//
#include "fx2_ctrl.hpp"
-#include "usrp_commands.h"
#include <uhd/utils/msg.hpp>
#include <uhd/exception.hpp>
#include <uhd/transport/usb_control.hpp>
diff --git a/host/lib/usrp/common/fx2_ctrl.hpp b/host/lib/usrp/common/fx2_ctrl.hpp
index f2e060862..9f8cec296 100644
--- a/host/lib/usrp/common/fx2_ctrl.hpp
+++ b/host/lib/usrp/common/fx2_ctrl.hpp
@@ -1,5 +1,5 @@
//
-// Copyright 2010-2011 Ettus Research LLC
+// Copyright 2010-2012 Ettus Research LLC
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
@@ -23,6 +23,23 @@
#include <boost/shared_ptr.hpp>
#include <boost/utility.hpp>
+#define FL_BEGIN 0
+#define FL_END 2
+#define FL_XFER 1
+#define USRP_HASH_SLOT_0_ADDR 0xe1e0
+#define USRP_HASH_SLOT_1_ADDR 0xe1f0
+#define VRQ_FPGA_LOAD 0x02
+#define VRQ_FPGA_SET_RESET 0x04
+#define VRQ_FPGA_SET_TX_ENABLE 0x05
+#define VRQ_FPGA_SET_RX_ENABLE 0x06
+#define VRQ_FPGA_SET_TX_RESET 0x0a
+#define VRQ_FPGA_SET_RX_RESET 0x0b
+#define VRQ_I2C_READ 0x81
+#define VRQ_I2C_WRITE 0x08
+#define VRQ_SET_LED 0x01
+#define VRT_VENDOR_IN 0xC0
+#define VRT_VENDOR_OUT 0x40
+
namespace uhd{ namespace usrp{
class fx2_ctrl : boost::noncopyable, public uhd::i2c_iface{