aboutsummaryrefslogtreecommitdiffstats
path: root/host/docs/usrp_x3x0.dox
diff options
context:
space:
mode:
authorDerek Kozel <derek.kozel@ettus.com>2016-06-22 18:03:45 -0700
committerMartin Braun <martin.braun@ettus.com>2016-06-22 18:29:39 -0700
commit82f4822651adca3e8e384c744bc6eb58cfe6945a (patch)
tree2d20a75f446fbb3493cb319482319ea8125463b3 /host/docs/usrp_x3x0.dox
parentfb2cbe6e8dd39c9964490fc53849c388c19d0ea4 (diff)
downloaduhd-82f4822651adca3e8e384c744bc6eb58cfe6945a.tar.gz
uhd-82f4822651adca3e8e384c744bc6eb58cfe6945a.tar.bz2
uhd-82f4822651adca3e8e384c744bc6eb58cfe6945a.zip
docs: Clarified available clock rates for X310 (should not list 120 MHz)
Reviewed-By: Martin Braun <martin.braun@ettus.com>
Diffstat (limited to 'host/docs/usrp_x3x0.dox')
-rw-r--r--host/docs/usrp_x3x0.dox2
1 files changed, 1 insertions, 1 deletions
diff --git a/host/docs/usrp_x3x0.dox b/host/docs/usrp_x3x0.dox
index f57ec783d..a37cc6ff4 100644
--- a/host/docs/usrp_x3x0.dox
+++ b/host/docs/usrp_x3x0.dox
@@ -17,7 +17,7 @@ More information:
- External PPS input & output
- External 10 MHz input & output
- Expandable via 2nd SFP+ interface
- - Supported master clock rates: 200 MHz, 184.32 MHz, 120 MHz
+ - Supported master clock rates: 200 MHz and 184.32 MHz
- External GPIO Connector with UHD API control
- External USB Connection for built-in JTAG debugger
- Internal GPSDO option