diff options
| author | Josh Blum <josh@joshknows.com> | 2011-06-15 16:45:46 -0700 |
|---|---|---|
| committer | Josh Blum <josh@joshknows.com> | 2011-06-15 16:45:46 -0700 |
| commit | 4802b02463cd8d3a3adde2c38f6936936fe80571 (patch) | |
| tree | d4acd48d29347a718385a63bb3f9b83d70ffbc88 /host/docs/usrp_e1xx.rst | |
| parent | b9a32f31acee6fc0852763f2f30d98206430d52b (diff) | |
| parent | 8da2d8426e2a668b9fde31773a9e313a4ce1c2bb (diff) | |
| download | uhd-4802b02463cd8d3a3adde2c38f6936936fe80571.tar.gz uhd-4802b02463cd8d3a3adde2c38f6936936fe80571.tar.bz2 uhd-4802b02463cd8d3a3adde2c38f6936936fe80571.zip | |
Merge branch 'usrp_e100_aux_spi' into frontend_work
Diffstat (limited to 'host/docs/usrp_e1xx.rst')
| -rw-r--r-- | host/docs/usrp_e1xx.rst | 15 |
1 files changed, 0 insertions, 15 deletions
diff --git a/host/docs/usrp_e1xx.rst b/host/docs/usrp_e1xx.rst index fcaa57716..4ac9d133a 100644 --- a/host/docs/usrp_e1xx.rst +++ b/host/docs/usrp_e1xx.rst @@ -53,21 +53,6 @@ Example: uhd_usrp_probe --args="master_clock_rate=52e6" -^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ -Clock rate recovery - unbricking -^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ -It is possible to set a clock rate such that the UHD can no longer communicate with the FPGA. -When this occurs, it is necessary to use the usrp-e-utility to recover the clock generator. -The recovery utility works by loading a special pass-through FPGA image so the computer -can talk directly to the clock generator over a SPI interface. - -Run the following commands to restore the clock generator to a usable state: -:: - - cd <install-path>/share/uhd/usrp_e_utilities - ./usrp-e-utility --fpga=../images/usrp_e100_pt_fpga.bin --reclk - - ------------------------------------------------------------------------ Clock Synchronization ------------------------------------------------------------------------ |