summaryrefslogtreecommitdiffstats
path: root/host/docs/usrp_e1xx.rst
diff options
context:
space:
mode:
authorJosh Blum <josh@joshknows.com>2011-05-01 17:26:15 -0700
committerJosh Blum <josh@joshknows.com>2011-05-01 17:26:15 -0700
commit5c6c179689ef76ccd25d09ac4faeb9a836a066c8 (patch)
tree28c23bb2ec6c70abbe9d5c18d77902d822cf56d2 /host/docs/usrp_e1xx.rst
parent4b18ab84921a88f0448632355e8165ecaff4ed6f (diff)
downloaduhd-5c6c179689ef76ccd25d09ac4faeb9a836a066c8.tar.gz
uhd-5c6c179689ef76ccd25d09ac4faeb9a836a066c8.tar.bz2
uhd-5c6c179689ef76ccd25d09ac4faeb9a836a066c8.zip
usrp-e100: add ability to set/get default master clock rate from EEPROM
Mboard eeprom map class can parse the setting (4 byte float). The clock control will try to set the eeprom rate if present, otherwise or under failure condition, it sets the default. Updated docs, example, and provided helpful verbose. I would prefer that users burn the desired rate to the eeprom (and they may too).
Diffstat (limited to 'host/docs/usrp_e1xx.rst')
-rw-r--r--host/docs/usrp_e1xx.rst16
1 files changed, 11 insertions, 5 deletions
diff --git a/host/docs/usrp_e1xx.rst b/host/docs/usrp_e1xx.rst
index 2818a0a65..b2a6ff08c 100644
--- a/host/docs/usrp_e1xx.rst
+++ b/host/docs/usrp_e1xx.rst
@@ -20,7 +20,6 @@ Example device address string representations to specify non-standard FPGA image
Changing the master clock rate
------------------------------------------------------------------------
The master clock rate of the USRP embedded feeds both the FPGA DSP and the codec chip.
-UHD can dynamically reconfigure the clock rate though the set_master_clock_rate() API call.
Hundreds of rates between 32MHz and 64MHz are available.
A few notable rates are:
@@ -36,8 +35,12 @@ To use the 61.44MHz clock rate, the USRP embedded will require two jumpers to be
* J16 is a two pin header, remove the jumper (or leave it on pin1 only)
* J15 is a three pin header, move the jumper to (pin1, pin2)
-For the correct clock settings, call usrp->set_master_clock_rate(61.44e6)
-before any other parameters are set in your application.
+Then run the following commands to record the setting in the EEPROM:
+::
+
+ cd <install-path>/share/uhd/utils
+ ./usrp_burn_mb_eeprom --key=master_clock_rate --val=61.44e6
+
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
Set other rates - uses internal VCO
@@ -47,8 +50,11 @@ To use other clock rates, the jumpers will need to be in the default position.
* J16 is a two pin header, move the jumper to (pin1, pin2)
* J15 is a three pin header, move the jumper to (pin2, pin3)
-For the correct clock settings, call usrp->set_master_clock_rate(rate)
-before any other parameters are set in your application.
+Then run the following commands to record the setting in the EEPROM:
+::
+
+ cd <install-path>/share/uhd/utils
+ ./usrp_burn_mb_eeprom --key=master_clock_rate --val=<rate>
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
Clock rate recovery - unbricking