summaryrefslogtreecommitdiffstats
path: root/host/docs/usrp2.rst
diff options
context:
space:
mode:
authorPhilip Balister <philip@opensdr.com>2010-09-09 20:41:38 -0400
committerPhilip Balister <philip@opensdr.com>2010-09-09 20:41:38 -0400
commit5fe26aa11d3fbd32aa60d44aef2a50381b497eeb (patch)
treee227349732a7aa1508fcb5a727b851500a45c97f /host/docs/usrp2.rst
parent09a1b77a65202e6c569be7e1b31d9d453ef388a2 (diff)
parentbc824badaa981c1785d8c76d7cf56274d7c582b8 (diff)
downloaduhd-5fe26aa11d3fbd32aa60d44aef2a50381b497eeb.tar.gz
uhd-5fe26aa11d3fbd32aa60d44aef2a50381b497eeb.tar.bz2
uhd-5fe26aa11d3fbd32aa60d44aef2a50381b497eeb.zip
Merge branch 'usrp_e' of ettus.sourcerepo.com:ettus/uhdpriv into usrp_e
Diffstat (limited to 'host/docs/usrp2.rst')
-rw-r--r--host/docs/usrp2.rst11
1 files changed, 10 insertions, 1 deletions
diff --git a/host/docs/usrp2.rst b/host/docs/usrp2.rst
index 0d48209be..745361b77 100644
--- a/host/docs/usrp2.rst
+++ b/host/docs/usrp2.rst
@@ -213,10 +213,19 @@ Hardware setup notes
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
Ref Clock - 10MHz
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
-Using an external 10MHz reference clock requires a signal level between +5dBm and +20dBm at 10MHz applied to the Ref Clock SMA port on the front panel.
+Using an external 10MHz reference clock requires a signal level between
++5dBm and +20dBm at 10MHz applied to the Ref Clock SMA port on the front panel.
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
PPS - Pulse Per Second
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
Using a PPS signal for timestamp synchronization requires a 5Vpp square wave signal
+
+Test the PPS input of the USRP2 with the following app:
+::
+
+ cd <prefix>/share/uhd/examples
+ ./test_pps_input --args=<args>
+
+* <args> are device address arguments (optional if only one USRP is on your machine)