summaryrefslogtreecommitdiffstats
path: root/host/docs/usrp1.rst
diff options
context:
space:
mode:
authorNicholas Corgan <nick.corgan@ettus.com>2012-12-18 15:47:17 -0800
committerNicholas Corgan <nick.corgan@ettus.com>2012-12-18 15:49:13 -0800
commit2acddaccbde707afe8c28f183bb4418947384786 (patch)
tree7d1390a5a72fec7793bec7c5a12b0b5873de4cbc /host/docs/usrp1.rst
parent9761065040e56e43a05b69e5e41ca66e4175ee8d (diff)
downloaduhd-2acddaccbde707afe8c28f183bb4418947384786.tar.gz
uhd-2acddaccbde707afe8c28f183bb4418947384786.tar.bz2
uhd-2acddaccbde707afe8c28f183bb4418947384786.zip
docs: UHD/USRP rephrasing
Diffstat (limited to 'host/docs/usrp1.rst')
-rw-r--r--host/docs/usrp1.rst4
1 files changed, 2 insertions, 2 deletions
diff --git a/host/docs/usrp1.rst b/host/docs/usrp1.rst
index c1fdec146..b6fd24b09 100644
--- a/host/docs/usrp1.rst
+++ b/host/docs/usrp1.rst
@@ -79,7 +79,7 @@ Hardware Setup Notes
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
External clock modification
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
-The USRP can be modified to accept an external clock reference instead of the 64MHz onboard reference.
+The USRP device can be modified to accept an external clock reference instead of the 64MHz onboard reference.
* Solder SMA (**LTI-SASF54GT**) connector to **J2001**.
* Move 0 ohm 0603 resistor **R2029** to **R2030**.
* Move 0.01uF 0603 capacitor **C925** to **C926**.
@@ -89,7 +89,7 @@ The new external clock needs to be a square wave between +7dBm and +15dBm
After the hardware modification,
the user should burn the setting into the EEPROM,
-so UHD can initialize with the correct clock rate.
+so UHD software can initialize with the correct clock rate.
Run the following commands to record the setting into the EEPROM:
::