aboutsummaryrefslogtreecommitdiffstats
path: root/fpga
diff options
context:
space:
mode:
authorMatt Ettus <matt@ettus.com>2010-05-12 16:10:08 -0700
committerMatt Ettus <matt@ettus.com>2010-05-12 16:10:08 -0700
commit4eef4015672ffafb56d66feb57848772f42b54e3 (patch)
treee89d11e9281462719114896332f548ea66fbfd13 /fpga
parentfd4bdced70e5089434ec736b5938456219bda068 (diff)
downloaduhd-4eef4015672ffafb56d66feb57848772f42b54e3.tar.gz
uhd-4eef4015672ffafb56d66feb57848772f42b54e3.tar.bz2
uhd-4eef4015672ffafb56d66feb57848772f42b54e3.zip
move dsp settings regs to reclocked setting bus. Works, gets us to within 18ps of passing timing
Diffstat (limited to 'fpga')
0 files changed, 0 insertions, 0 deletions