aboutsummaryrefslogtreecommitdiffstats
path: root/fpga
diff options
context:
space:
mode:
authorJohnathan Corgan <jcorgan@corganenterprises.com>2010-03-29 15:35:06 -0700
committerJohnathan Corgan <jcorgan@corganenterprises.com>2010-03-29 15:35:06 -0700
commit50b1ca13e651152a731d3fdf7a5f532b65e04e13 (patch)
tree6f70f0fd06a53cec4d65be384f437997caada5a4 /fpga
parent5642e3be330b707254625de7ce33fa219edf0ab9 (diff)
downloaduhd-50b1ca13e651152a731d3fdf7a5f532b65e04e13.tar.gz
uhd-50b1ca13e651152a731d3fdf7a5f532b65e04e13.tar.bz2
uhd-50b1ca13e651152a731d3fdf7a5f532b65e04e13.zip
Added timing constraint for Wishbone clock/dsp_clock skew
Diffstat (limited to 'fpga')
0 files changed, 0 insertions, 0 deletions